数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ICS5342 数据表(PDF) 7 Page - Integrated Circuit Systems

部件名 ICS5342
功能描述  16-Bit Integrated Clock-LUT-DAC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ICST [Integrated Circuit Systems]
网页  http://www.icst.com
标志 ICST - Integrated Circuit Systems

ICS5342 数据表(HTML) 7 Page - Integrated Circuit Systems

Back Button ICS5342 Datasheet HTML 3Page - Integrated Circuit Systems ICS5342 Datasheet HTML 4Page - Integrated Circuit Systems ICS5342 Datasheet HTML 5Page - Integrated Circuit Systems ICS5342 Datasheet HTML 6Page - Integrated Circuit Systems ICS5342 Datasheet HTML 7Page - Integrated Circuit Systems ICS5342 Datasheet HTML 8Page - Integrated Circuit Systems ICS5342 Datasheet HTML 9Page - Integrated Circuit Systems ICS5342 Datasheet HTML 10Page - Integrated Circuit Systems ICS5342 Datasheet HTML 11Page - Integrated Circuit Systems Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 36 page
background image
ICS5342
GENDAC
7
* Characterized values only
DAC Characteristics
Parameter
Symbol
Min
Max
Units
Test Conditions
Maximum output voltage
Vo (max)
1.5
V
Io ≤ 10 mA
Maximum output current
Io (max)
21
mA
Vo ≤ 1V
Full scale error
± 5
%
note A, B
DAC to DAC correlation
±2
%
note B
Integral Linearity, 6-bit
±0.5
LSB
note B
Integral Linearity, 8-bit
±1
LSB
note B
Full scale settling time*, 6-bit
28
ns
note C
Full scale settling time*, 8-bit
20
ns
note C
Rise time (10% to 90%)*
6
ns
note C
Glitch energy*
200
pV.s
note C
PLL AC Characteristics
Parameter
Symbol
Min
Max
Units
Test Conditions
Clock 0 operating range
f0
25
135
MHz
Clock 1 operating range
f1
25
135
MHz
Output clocks rise time*
tr
3
ns
25 pF load, TTL levels
Output clocks fall time*
tr
3
ns
25 pF load, TTL levels
Duty Cycle*
dt
40/60
60/40
%
Jitter, one sigma*
j1s
130 ps
ps
Jitter, absolute*
jabs
-300 ps
300 ps
ps
Input reference frequency*
fref
5
25
MHz
Typically 14.318 MHz
AC Electrical Characteristics (note: J)
Parameter
Symbol
80 MHZ
110MHz
135Mhz
Units
Test
Conditions
Min
Max
Min
Max
Min
Max
PCLK period
tCHCH
12.5
9.09
7.4
ns
PCLK jitter
∆t
CHCH*
±2.5
+2.5
%
note D
PCLK width low
tCLCH
5
3.6
3
ns
PCLK width high
tCHCL
5
3.6
3
ns
Pixel word setup time
tPVCH
332ns
note E
Pixel word hold time
tCHPX
321ns
note E
BLANK* setup time
tBVCH
332ns
note E
BLANK* hold time
tCHBX
321ns
note E
PCLK to valid DAC
output
tCHAV*
20
20
20
ns
note F



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com