AN2021 datasheet(19/39 Pages) STMICROELECTRONICS

19 / 39 page

AN2021

Modified features

19/39

running in Power Down mode and the on-chip main oscillator clock is used as the

reference.

●

When the PLL is used, the CPU frequency range is 16 to 64 MHz.

Figure 1: ST10F272 clock generation diagram gives a simplified description of the CPU

clock generation. Depending on the multiplication factor selected via Port0 at reset, values

are set for each stage. The CPU clock is in fact generated mainly from a VCO with the

following characteristics:

●

input range: 1 to 3.5 MHz, which explains the Prescaler that divides the XTAL

frequency

●

output range: 64 to 128 MHz that is then divided through Divider1 to generate the CPU

clock

Figure 1.

ST10F272 clock generation diagram

Table 11: ST10F269 vs ST10F272 PLL ratio lists the new PLL multiplication factors and the

corresponding frequency ranges for the ST10F272.

Table 11.

ST10F269 vs ST10F272 PLL ratio

P0.15-13

(P0H.7-5)

PLL multiplication factor

ST10F272 main oscillator

ST10F269

ST10F272

Input range

(MHz)

CPU clock range

(MHz)

x 4

4 to 8

16 to 32

x 3

5.34 to 8

16.02 to 24

x 2

x 8

4 to 8

32 to 64

x 5

6.4 to 8

32 to 40

x 1

1 to 64

x 1.5

x 10

4 to 6.4

40 to 64

x 0.5

4 to 8

2 to 4

x 2.5

x 16

Prescaler

VCO

Divider1

fCPU

Divider2

Phase Comparator

fXTAL

AN2021 数据表(PDF) 19 Page - STMicroelectronics

AN2021 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载

链接网址

AN2021 数据表(PDF) 19 Page - STMicroelectronics

AN2021 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表 下载

链接网址

数据表下载