AN2021 datasheet(23/39 Pages) STMICROELECTRONICS

23 / 39 page

AN2021

New features

23/39

bits (Byte Low of XIRxSEL register). Note that the flag bit can provide information about

events which are not currently serviced by the interrupt controller (since masked through the

enable bits), allowing an effective software management also in the absence of the

possibility to serve the related interrupt request: a periodic polling of the flag bits may be

implemented inside the user application.

Table 13: X-Interrupt detailed mapping gives an overview of the different settings available.

2.3.1

Hardware impact

None.

2.3.2

Software impact

First, the XMISCEN bit, that is, bit 10 of the XPERCON register, must be set to have access

to these registers. Refer to Section 3.1: XPERCON register for more details.

Then, the XIRxSEL registers must be configured. If none of the new XPeripherals is used,

that is, only the XPeripherals that were already present on the ST10F269 are used, the

following values must be programmed:

●

XIR0SEL = 0x0100, only the CAN1 interrupt is enabled and can generate an interrupt

to the ST10 through XP0IC

●

XIR1SEL = 0x0100, only the CAN2 interrupt is enabled and can generate an interrupt

to the ST10 through XP1IC

●

XIR2SEL = 0x0, not used

●

XIR3SEL = 0x2000, only the PLL unlock interrupt is enabled and can generate an

interrupt to the ST10 through XP3IC

Table 13.

X-Interrupt detailed mapping

XP0INT

XP1INT

XP2INT

XP3INT

CAN1 Interrupt

CAN2 Interrupt

I2C Receive

I2C Transmit

I2C Error

SSC1 Receive

SSC1 Transmit

SSC1 Error

ASC1 Receive

ASC1 Transmit

ASC1 Transmit Buffer

ASC1 Error

PLL Unlock / OWD

PWM1 Channel 3...0

AN2021 数据表(PDF) 23 Page - STMicroelectronics

AN2021 数据表(HTML) 23 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39

数据表下载