LTC2410IGN datasheet(11/44 Pages) LINER

11 / 44 page

LTC2410

synchronized with an outside source, the LTC2410 can

operate with an external conversion clock. The converter

automatically detects the presence of an external clock

signal at the FO pin and turns off the internal oscillator. The

frequency fEOSC of the external signal must be at least

2560Hz (1Hz notch frequency) to be detected. The exter-

nal clock signal duty cycle is not significant as long as the

minimum and maximum specifications for the high and

low periods tHEO and tLEO are observed.

While operating with an external conversion clock of a

frequency fEOSC, the LTC2410 provides better than 110dB

normal mode rejection in a frequency range fEOSC/2560

±4% and its harmonics. The normal mode rejection as a

function of the input frequency deviation from fEOSC/2560

is shown in Figure 4.

Whenever an external clock is not present at the FO pin the

converter automatically activates its internal oscillator and

enters the Internal Conversion Clock mode. The LTC2410

operation will not be disturbed if the change of conversion

clock source occurs during the sleep state or during the

data output state while the converter uses an external

serial clock. If the change occurs during the conversion

state, the result of the conversion in progress may be

outside specifications but the following conversions will

not be affected. If the change occurs during the data output

state and the converter is in the Internal SCK mode, the

serial clock duty cycle may be affected but the serial data

stream will remain valid.

Table 3 summarizes the duration of each state and the

achievable output data rate as a function of FO.

SERIAL INTERFACE PINS

The LTC2410 transmits the conversion results and re-

ceives the start of conversion command through a syn-

chronous 3-wire interface. During the conversion and

sleep states, this interface can be used to assess the

converter status and during the data output state it is used

to read the conversion result.

Table 3. LTC2410 State Duration

State

Operating Mode

Duration

CONVERT

Internal Oscillator

FO = LOW

133ms, Output Data Rate

≤ 7.5 Readings/s

(60Hz Rejection)

FO = HIGH

160ms, Output Data Rate

≤ 6.2 Readings/s

(50Hz Rejection)

External Oscillator

FO = External Oscillator

20510/fEOSCs, Output Data Rate ≤ fEOSC/20510 Readings/s

with Frequency fEOSC kHz

(fEOSC/2560 Rejection)

SLEEP

As Long As CS = HIGH Until CS = LOW and SCK

DATA OUTPUT

Internal Serial Clock

FO = LOW/HIGH

As Long As CS = LOW But Not Longer Than 1.67ms

(Internal Oscillator)

(32 SCK cycles)

FO = External Oscillator with

As Long As CS = LOW But Not Longer Than 256/fEOSCms

Frequency fEOSC kHz

(32 SCK cycles)

External Serial Clock with

As Long As CS = LOW But Not Longer Than 32/fSCKms

Frequency fSCK kHz

(32 SCK cycles)

Figure 4. LTC2410 Normal Mode Rejection When

Using an External Oscillator of Frequency fEOSC

APPLICATIO S I FOR ATIO

DIFFERENTIAL INPUT SIGNAL FREQUENCY

DEVIATION FROM NOTCH FREQUENCY fEOSC/2560(%)

–12

–8

–4

048

2410 F04

–80

–85

–90

–95

–100

–105

–110

–115

–120

–125

–130

–135

–140

LTC2410IGN 数据表(PDF) 11 Page - Linear Technology

LTC2410IGN 数据表(HTML) 11 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表下载

链接网址

LTC2410IGN 数据表(PDF) 11 Page - Linear Technology

LTC2410IGN 数据表(HTML) 11 Page - Linear Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

数据表 下载

链接网址

数据表下载