| 数据搜索系统,热门电子元器件搜索 |
|
LTC2410IGN 数据表(PDF) 31 Page - Linear Technology |
|
|
|||||||||||||||||||||||||||||
LTC2410IGN 数据表(HTML) 31 Page - Linear Technology |
|
31 / 44 page ![]() LTC2410 31 APPLICATIO S I FOR ATIO SYNCHRONIZATION OF MULTIPLE LTC2410s Since the LTC2410’s absolute accuracy (total unadjusted error) is 5ppm, applications utilizing multiple synchro- nized ADCs are possible. Simultaneous Sampling with Two LTC2410s One such application is synchronizing multiple LTC2410s, see Figure 44. The start of conversion is synchronized to the rising edge of CS. In order to synchronize multiple LTC2410s, CS is a common input to all the ADCs. To prevent the converters from autostarting a new con- version at the end of data output read, 31 or fewer SCK clock signals are applied to the LTC2410 instead of 32 (the 32nd falling edge would start a conversion). The exact timing and frequency for the SCK signal is not critical since it is only shifting out the data. In this case, two LTC2410’s simultaneously start and end their conversion cycles under the external control of CS. Increasing the Output Rate Using Mulitple LTC2410s A second application uses multiple LTC2410s to increase the effective output rate by 4 ×, see Figure 45. In this case, four LTC2410s are interleaved under the control of sepa- rate CS signals. This increases the effective output rate from 7.5Hz to 30Hz (up to a maximum of 60Hz). Addition- ally, the one-shot output spectrum is unfolded allowing further digital signal processing of the conversion results. SCK and SDO may be common to all four LTC2410s. The four CS rising edges equally divide one LTC2410 conver- sion cycle (7.5Hz for 60Hz notch frequency). In order to synchronize the start of conversion to CS, 31 or less SCK clock pulses must be applied to each ADC. Both the synchronous and 4 × output rate applications use the external serial clock and single cycle operation with reduced data output length (see Serial Interface Timing Modes section and Figure 6). An external oscillator clock is applied commonly to the FO pin of each LTC2410 in order to synchronize the sampling times. Both circuits may be extended to include more LTC2410s. Figure 44. Synchronous Conversion—Extendable 31 OR LESS CLOCK CYCLES CS SCK1 SCK2 2410 F44 SDO1 SDO2 31 OR LESS CLOCK CYCLES LTC2410 #1 VCC REF+ REF – IN+ IN – GND FO SCK SDO CS SCK2 SCK1 CS SDO1 SDO2 LTC2410 #2 VCC REF+ REF – IN+ IN – GND FO SCK SDO CS µCONTROLLER EXTERNAL OSCILLATOR (153,600HZ) VREF+ VREF– |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |