A25LS512A datasheet(5/43 Pages) AMICC

5 / 43 page

A25LS512A Series

(November, 2014, Version 1.1)

AMIC Technology Corp.

SPI MODES

These devices can be driven by a microcontroller with its SPI

peripheral running in either of the two following modes:

– CPOL=0, CPHA=0

– CPOL=1, CPHA=1

For these two modes, input data is latched in on the rising

edge of Serial Clock (C), and output data is available from the

falling edge of Serial Clock (C).

The difference between the two modes, as shown in Figure 2,

is the clock polarity when the bus master is in Stand-by mode

and not transferring data:

– C remains at 0 for (CPOL=0, CPHA=0)

– C remains at 1 for (CPOL=1, CPHA=1)

Figure 1. Bus Master and Memory Devices on the SPI Bus

Bus Master

(ST6, ST7, ST9,

ST10, Other)

SPI Interface with

(CPOL, CPHA)

= (0, 0) or (1, 1)

CS3

CS2

CS1

SPI Memory

Device

CDO

DIO

W HOLD

SPI Memory

Device

W HOLD

SPI Memory

Device

W HOLD

SDI

SDO

SCK

CDO

DIO

CDO

DIO

Note: The Write Protect (

W ) and Hold (HOLD ) signals should be driven, High or Low as appropriate.

Figure 2. SPI Modes Supported

MSB

DIO

CPOL

CPHA

A25LS512A 数据表(PDF) 5 Page - AMIC Technology

A25LS512A 数据表(HTML) 5 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载

链接网址

A25LS512A 数据表(PDF) 5 Page - AMIC Technology

A25LS512A 数据表(HTML) 5 Page - AMIC Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表 下载

链接网址

数据表下载