数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

VP310 数据表(PDF) 22 Page - Mitel Networks Corporation

部件名 VP310
功能描述  Satellite Channel Decoder
PDF  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MITEL [Mitel Networks Corporation]
网页  http://www.mitel.com
标志 MITEL - Mitel Networks Corporation

VP310 数据表(HTML) 22 Page - Mitel Networks Corporation

Back Button VP310 Datasheet HTML 18Page - Mitel Networks Corporation VP310 Datasheet HTML 19Page - Mitel Networks Corporation VP310 Datasheet HTML 20Page - Mitel Networks Corporation VP310 Datasheet HTML 21Page - Mitel Networks Corporation VP310 Datasheet HTML 22Page - Mitel Networks Corporation VP310 Datasheet HTML 23Page - Mitel Networks Corporation VP310 Datasheet HTML 24Page - Mitel Networks Corporation VP310 Datasheet HTML 25Page - Mitel Networks Corporation VP310 Datasheet HTML 26Page - Mitel Networks Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 31 page
background image
VP310
PRELIMINARY DATA
22
2.6 DSS mode of acquisition
This mode is very similar to the DVB mode, except that the Symbol rate is fixed at 20 MBaud.
Two code rates are used: DSS-A uses 2/3 or DSS-B uses 6/7. These are programmed in the
register (127) CONFIG. If the code rate is unknown, program both DSS-A and DSS-B to force the
VP310 to do a code rate search. After changing the CONFIG register, a delay of 150µs should be
enforced before programming the RESET register. The Tuner may be programmed via the GPP
during this delay period.
Since both symbol rate and code rate are defined by programming the CONFIG register, the
contents of registers (23-24) SYM_RATE and register (25) VIT_MODE are ignored in DSS mode.
Enable VP310 : Program CONFIG
eg DSS-A
Reg 127 = 166 (A8hex)
Program tuner via GPP in 'pass through mode'
open port with Reg 20 = 64 (40hex)
send TUNER DATA via I2C bus (5 bytes).
close port with Reg 20 = 0
Reset VP310 to default register settings
Reg 21 = 128 (80hex)
Set AGC_SL (if required)
Initialise registers: reg 25 = 16 (10hex);
reg 49 = 50 (32 hex) ; reg 50 = 20 (14hex);
reg 86 = 20 (14hex); reg 87 = 18 (12hex);
reg 88 = 2; reg 89 = 1; reg 90 = 0;
reg 91 = 0; reg 92 = 0; reg 93 = 0.
DiSEqC mode
eg Horizontal with 22kHz on:
Reg 22 = 65 (41hex)
GO
Re-acquire signal
Reg 27 = 1
Figure 18. Initialisation sequence in DSS mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com