| 数据搜索系统,热门电子元器件搜索 |
|
USB3503 数据表(PDF) 29 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
USB3503 数据表(HTML) 29 Page - Microchip Technology |
|
29 / 73 page ![]() 2011-2015 Microchip Technology Inc. DS00001584B-page 29 USB3503 5.3.28 REGISTER E6H: OVER CURRENT SENSE CONTROL - OCS Default = 0x00h 5.3.29 REGISTER E7H: SERIAL PORT INTERLOCK CONTROL - SP_ILOCK Default=0x32h - Corresponds to OCS_N/PRT_PWR pins & pausing to connect until write from I2C Bit Number Bit Name Description 7:4 Reserved Reserved. {Note: Software must never write a ‘1’ to these bits} 3 OCS[3] When SP_ILOCK.OcsPinSel = 1 Register Bit is reserved. Setting bit has no effect on HUB operation, instead OCS_N device pin controls over current condition reporting. When SP_ILOCK.OcsPinSel = 0 Optional control from SOC on indicating external current monitor indicating an over-current condition on port 3 for HUB status reporting to USB host. Also resets corresponding PRTPWR status register bit. Not required for an embedded application. 0 = No Over Current Condition 1 = Over Current Condition 2:1 OCS[2:1] Optional control from SOC on indicating external current monitor indicating an over-current condition on the specified port for HUB status reporting to USB host. Also resets corresponding PRTPWR status register bit. Not required for an embedded application. 0 = No Over Current Condition 1 = Over Current Condition 0 Reserved Reserved. Bit Number Bit Name Description 7:6 Reserved Reserved 5 OcsPinSel 1= OCS device pin will assume role as an active low Over Current Sense input 0= OCS device pin disabled, register control established 4 PrtPwrPinSel 1=PRTPWR device pin will assume role as an active high Port Power Switch Control output 0=PRTPWR device pin disabled, register control established 3:2 Reserved Reserved 1 connect_n The SOC can utilize this bit to control when the hub attempts to connect to the upstream host. 1 = Device will remain in Hub Mode.Connect Stage indefinitely until bit is cleared by the SOC. 0 = Device will transition to the Hub Mode.Communication Stage after this bit is asserted low by default or through a serial port write. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |