| 数据搜索系统,热门电子元器件搜索 |
|
ADS5294IPFPR 数据表(PDF) 21 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5294IPFPR 数据表(HTML) 21 Page - Texas Instruments |
|
21 / 81 page ![]() Frame Clock FCLK Freq = fCLKIN/2 Input Clock CLKIN Freq = fCLKIN D13 (D0) Data bit in MSB First mode Data bit in LSB First mode Bit Clock DCLK Freq = 3.5 x fCLKIN Output Data CHnOUT B Data rate = 7 x fCLKIN Input Signal ta Sample N D13 (D0) D12 (D1) D11 (D2) D10 (D3) D9 (D4) D8 (D5) SAMPLE N-td Output Data CHnOUT A Data rate = 7 x fCLKIN D6 (D7) D5 (D8) D4 (D9) D3 (D10) D2 (D11) D1 (D12) D7 (D6) D0 (D13) D8 (D5) D1 (D12) D7 (D6) D0 (D13) D13 (D0) D12 (D1) D11 (D2) D10 (D3) D9 (D4) D8 (D5) D6 (D7) D5 (D8) D4 (D9) D3 (D10) D2 (D11) D1 (D12) D7 (D6) D0 (D13) Sample N-1 ADS5294 www.ti.com SLAS776D – NOVEMBER 2011 – REVISED SEPTEMBER 2015 Figure 6. Enlarged 2-Wire LVDS Timing Diagram (14 bit) Figure 7. Definition of Setup and Hold Times tSU = min(tSU1, tSU2); tH = min(tH1, tH2) Copyright © 2011–2015, Texas Instruments Incorporated Submit Documentation Feedback 21 Product Folder Links: ADS5294 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |