| 数据搜索系统,热门电子元器件搜索 |
|
ADS5294IPFPR 数据表(PDF) 56 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
ADS5294IPFPR 数据表(HTML) 56 Page - Texas Instruments |
|
56 / 81 page ![]() ADCLKp LCLKp OUTp ADCLKp LCLKp OUTp PHASE_DDR<1:0> = 00 ADCLKp LCLKp OUTp PHASE_DDR<1:0> = 10 ADCLKp LCLKp OUTp PHASE_DDR<1:0> = 01 PHASE_DDR<1:0> = 11 ADCLKp LCLKp OUTp PHASE_DDR<1:0> = 10 ADS5294 SLAS776D – NOVEMBER 2011 – REVISED SEPTEMBER 2015 www.ti.com • k is set as described by the HPF_corner registers (one for each channel). (4) The HPF_EN bit in each register must be set to enable the HPF feature for each channel. 9.6.1.11 Bit-Clock Programmability Table 19. Bit-Clock Programmability ADDR. D15 D14 D13 D12 D11 D10 D9 D8 D7 D6 D5 D4 D3 D2 D1 D0 NAME (HEX) 42 X X PHASE_DDR<1:0> 46 1 X EN_SDR 46 1 X FALL_SDR The output interface of the ADS5294 is normally a DDR interface, with the LCLK rising edge and falling edge transitions in the middle of alternate data windows. This default phase is shown in Figure 57. Figure 57. Default Phase of LCLK The phase of LCLK is programmed relative to the output frame clock and data using bits PHASE_DDR<1:0>. The LCLK phase modes are shown in Figure 58. Figure 58. Phase Programmability Modes for LCLK 56 Submit Documentation Feedback Copyright © 2011–2015, Texas Instruments Incorporated Product Folder Links: ADS5294 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |