数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADS5294IPFPR 数据表(PDF) 36 Page - Texas Instruments

Click here to check the latest version.
部件名 ADS5294IPFPR
功能描述  Octal-Channel 14-Bit 80-MSPS High-SNR and Low-Power ADC
PDF  81 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

ADS5294IPFPR 数据表(HTML) 36 Page - Texas Instruments

Back Button ADS5294IPFPR Datasheet HTML 32Page - Texas Instruments ADS5294IPFPR Datasheet HTML 33Page - Texas Instruments ADS5294IPFPR Datasheet HTML 34Page - Texas Instruments ADS5294IPFPR Datasheet HTML 35Page - Texas Instruments ADS5294IPFPR Datasheet HTML 36Page - Texas Instruments ADS5294IPFPR Datasheet HTML 37Page - Texas Instruments ADS5294IPFPR Datasheet HTML 38Page - Texas Instruments ADS5294IPFPR Datasheet HTML 39Page - Texas Instruments ADS5294IPFPR Datasheet HTML 40Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 81 page
background image
ADS5294
SLAS776D – NOVEMBER 2011 – REVISED SEPTEMBER 2015
www.ti.com
NOTE
For certain sampling frequencies, there are two PLL states possible, both of which are
stable. In such cases, the higher PLL state results in a better set-up time compared to a
lower PLL state. For example, at 80 MSPS, with decimation by 2 enabled, the PLL may be
in states 3 or 4. However, the set-up time value specified in LVDS Timing at Different
Sampling Frequencies — 1-Wire Interface, 14x-Serialization, Decimation by 2 Filter
Enabled (0.43 ns minimum) is in PLL state 4. In state 3, the set-up time is reduced further
by 100 ps typically, with a corresponding increase in the hold time.
Table 2. PLL Configuration When Decimation is Disabled
ADC Fs (MSPS)
FUNCTION
REGISTER ADDRESS
REGISTER DATA
Fs
≤ 12
Disable PLL auto state switch and put
0xD1
0x0040
PLL in state 1
9
≤ Fs ≤ 24
Disable PLL auto state switch and put
0xD1
0x00C0
PLL in state 2
18
≤ Fs ≤ 42
Disable PLL auto state switch and put
0xD1
0x0140
PLL in state 3
Fs
≥ 28
Disable PLL auto state switch and put
0xD1
0x0240
PLL in state 4
Table 3. PLL Configuration When Decimation by 2 is Used
ADC Fs
FUNCTION
REGISTER ADDRESS
REGISTER DATA
Fs
≤ 24
Disable PLL auto state switch and put
0xD1
0x0040
PLL in state 1
18
≤ Fs ≤ 48
Disable PLL auto state switch and put
0xD1
0x00C0
PLL in state 2
36
≤ Fs ≤ 80
Disable PLL auto state switch and put
0xD1
0x0140
PLL in state 3
Fs
≥ 56
Disable PLL auto state switch and put
0xD1
0x0240
PLL in state 4
36
Submit Documentation Feedback
Copyright © 2011–2015, Texas Instruments Incorporated
Product Folder Links: ADS5294



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com