数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TLV2553 数据表(PDF) 8 Page - Texas Instruments

部件名 TLV2553
功能描述  11-Channel, Low-Power, Serial ADC
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TLV2553 数据表(HTML) 8 Page - Texas Instruments

Back Button TLV2553_15 Datasheet HTML 4Page - Texas Instruments TLV2553_15 Datasheet HTML 5Page - Texas Instruments TLV2553_15 Datasheet HTML 6Page - Texas Instruments TLV2553_15 Datasheet HTML 7Page - Texas Instruments TLV2553_15 Datasheet HTML 8Page - Texas Instruments TLV2553_15 Datasheet HTML 9Page - Texas Instruments TLV2553_15 Datasheet HTML 10Page - Texas Instruments TLV2553_15 Datasheet HTML 11Page - Texas Instruments TLV2553_15 Datasheet HTML 12Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 36 page
background image
TLV2553
SLAS354C – SEPTEMBER 2001 – REVISED SEPTEMBER 2015
www.ti.com
6.8 Timing Requirements: VREF+ = 5 V
over recommended operating free-air temperature range, I/O CLOCK frequency = 15 MHz, VCC = 5 V, load = 25 pF (unless
otherwise noted)
MIN
TYP
MAX
UNIT
tw1
Pulse duration I/O CLOCK high or low
26.7
100000
ns
tsu1
Setup time DATA IN valid before I/O CLOCK rising edge (see Figure 32)
12
ns
th1
Hold time DATA IN valid after I/O CLOCK rising edge (see Figure 32)
0
ns
tsu2
Setup time CS low before first rising I/O CLOCK edge(1) (see Figure 33)
25
ns
th2
Hold time CS pulse duration high time (see Figure 33)
100
ns
th3
Hold time CS low after last I/O CLOCK falling edge (see Figure 33)
0
ns
th4
Hold time DATA OUT valid after I/O CLOCK falling edge (see Figure 34)
2
ns
th5
Hold time CS high after EOC rising edge when CS is toggled (see Figure 37)
0
ns
Load = 25 pF
28
ns
Delay time CS falling edge to DATA OUT valid
td1
(MSB or LSB) (see Figure 31)
Load = 10 pF
20
ns
td2
Delay time CS rising edge to DATA OUT high impedance (see Figure 31)
10
ns
td3
Delay time I/O CLOCK falling edge to next DATA OUT bit valid (see Figure 34)
2
20
ns
td4
Delay time Last I/O CLOCK falling edge to EOC falling edge
55
ns
td5
Delay time last I/O CLOCK falling edge to CS falling edge to abort conversion
1.5
µs
tt1
Transition time I/O CLOCK (1)(see Figure 34)
1
µs
tt2
Transition time DATA OUT (see Figure 34)
5
ns
tt3
Transition time INT/EOC, CL at 7 pF (see Figure 36)
2.4
ns
tt4
Transition time DATA IN, CS
10
µs
MAX(tconvert) +
tcycle
Total cycle time (sample, conversion and delays)(1)
I/O period
µs
(8/12/16 CLKs)
Source impedance = 25
Ω
600
Source impedance = 100
Ω
650
Channel acquisition time (sample), at 1 k
Ω,(1)
tsample
ns
(See Figure 1 through Figure 6)
Source impedance = 500
Ω
700
Source impedance = 1 k
Ω
1000
(1)
I/O CLOCK period = 8X [1/(I/O CLOCK frequency)] or 12X [1/(I/O CLOCK frequency)] or 16X [1/(I/O CLOCK frequency)] depends on I/O
format selected.
8
Submit Documentation Feedback
Copyright © 2001–2015, Texas Instruments Incorporated
Product Folder Links: TLV2553



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com