STM32F479AI datasheet(182/208 Pages) STMICROELECTRONICS

182 / 208 page

Electrical characteristics

STM32F479xx

182/208

DocID028010 Rev 2

Figure 72. Quad-SPI DDR timing diagram

5.3.31

Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in Table 109 for DCMI are derived

from tests performed under the ambient temperature, fHCLK frequency and VDD supply

voltage summarized in Table 17, with the following configuration:

•

DCMI_PIXCLK polarity: falling

•

DCMI_VSYNC and DCMI_HSYNC polarity: high

•

Data formats: 14 bits

•

Capacitive load C = 30 pF

•

Measurement points are done at CMOS levels: 0.5 VDD

Table 108. Quad-SPI characteristics in DDR mode(1)

Symbol

Parameter

Test conditions

Min

Typ

Max

Unit

Fck

1/t(CK)

Quad-SPI clock frequency

2.7 V ≤ VDD ≤ 3.6 V,

CL = 20 pF

MHz

1.71 V ≤ VDD ≤ 3.6 V,

CL = 15 pF

tw(CKH)

Quad-SPI clock high time

‐

t(CK)/2-1

t(CK)/2

tw(CKL)

Quad-SPI clock low time

t(CK)/2

t(CK)/2+1

tsr(IN)

tsf(IN)

Data input set-up time

2.7 V ≤ VDD ≤ 3.6 V

1.71 V ≤ VDD ≤ 3.6 V

0.5

thr(IN)

thf(IN)

Data input hold time

2.7 V ≤ VDD ≤ 3.6 V

1.71 V ≤ VDD ≤ 3.6 V

4.5

tvr(OUT)

tvf(OUT)

Data output valid time

DHHC=0

10.5

DHHC=1

Pres=1,2…

-Thclk/2+2 Thclk/2+2.5

th(OUT)

tf(OUT)

Data output hold time

DHHC=0

DHHC=1

Pres=1,2…

Thclk/2+0.5

1. Guaranteed based on test during characterization.

STM32F479AI 数据表(PDF) 182 Page - STMicroelectronics

STM32F479AI 数据表(HTML) 182 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载