 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
SWCS049B 数据表(PDF) 36 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SWCS049B 数据表(HTML) 36 Page - Texas Instruments |
|
|
36 / 119 page  SWCS049-004 PWRHOLD VIO LDO5 VDD2 VDD1 LDO4 LDO3 LDO8 LDO6 CLK32KOUT NRESPWRON t pd2 t dsON1 t dsON2 t dsON3 t dsON4 t dsON5 t dsON6 t dsON16 t pd1 Switch-off sequence t : Switch-on sequence ond NRESPWRON2 t dsON15 i 36 TPS659110, TPS659112, TPS659113 TPS659114, TPS659118, TPS6591133 SWCS049Q – JUNE 2010 – REVISED MARCH 2016 www.ti.com Submit Documentation Feedback Product Folder Links: TPS659110 TPS659112 TPS659113 TPS659114 TPS659118 TPS6591133 Specifications Copyright © 2010–2016, Texas Instruments Incorporated 5.23 Timing and Switching Characteristics 5.23.1 Switch-ON and Switch-OFF Sequences and Timing An example boot sequence is described in this chapter. Each TPS65911x device supports a dedicated EEPROM boot sequence to match specific processor requirements. Fixed boot mode is the same in all TPS65911x devices. Boot mode selection is described in Section 6.3.2, BOOT Configuration and Switch- ON or Switch-OFF Sequences. NOTE: Figure 5-1 is for illustrative purposes only and does not describe any actual TPS65911x part number. Figure 5-1. Boot Sequence Example With 2-ms Time Slot and Simultaneous Switch-Off of Resources Table 5-1. Switching Characteristics for Boot Sequence Example PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tdsON1 PWRHOLD rising edge to VIO, LDO5 enable delay 66 × tCK32k = 2060 µs tdsON2 VIO to VDD2 enable delay 64 × tCK32k = 2000 µs tdsON3 VDD2 to VDD1 enable delay 64 × tCK32k = 2000 µs tdsON4 VDD1 to LDO4 enable delay 64 × tCK32k = 2000 µs tdsON5 LDO4 to LDO3, LDO8 enable delay 64 × tCK32k = 2000 µs tdsON6 LDO3 to LDO6 enable delay 64 × tCK32k = 2000 µs tdsON7 LDO6 to CLK32KOUT rising-edge delay 9 × 64 × tCK32k = 18000 µs tdsON16 CLK32KOUT to NRESPWON, NRESPWON2 rising- edge delay 64 × tCK32k = 2000 µs tdsONT Total switch-on delay 32 ms tpd1 PWRHOLD falling edge to NRESPWON, NRESPWON2 falling-edge delay 2 × tCK32k = 62.5 µs tpd1b NRESPWON falling edge to CLK32KOUT low delay 3 × tCK32k = 92 µs tpd2 PWRHOLD falling edge to supplies and reference disable delay 5 × tCK32k = 154 µs |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
