| 数据搜索系统,热门电子元器件搜索 |
|
SWCS049B 数据表(PDF) 39 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
SWCS049B 数据表(HTML) 39 Page - Texas Instruments |
|
39 / 119 page ![]() SWCS049-007 SLEEP tACT2SLP VIO/VFBIO 1.8 V PWM mode LDO5 VDD2/VFB2 VDD1/VFB1 LDO4 LDO3 LDO8 LDO6 CLK32KOUT SWIO SW2 SW1 1.8 V Low Power mode 1.8 V PWM mode 1.8 V ACTIVE mode 1.8 V Low-power mode 1.8 V ACTIVE mode 3.3 V Pulse skip mode 3.3 V Low-power mode 3.3 V Pulse skip mode 1.2 V PWM mode Off 1.8 V ACTIVE mode 1.8 V ACTIVE mode 1.8 V ACTIVE mode 3.3 V ACTIVE mode 3.3V Low-power mode Off Off 1.8 V ACTIVE mode 1.8 V ACTIVE mode 3.3 V ACTIVE mode 1.2 V PWM mode 1.8 V ACTIVE mode 1.8 V ACTIVE mode tSLP2ACT tACT2SLPCK32K t SLP2ACTCK32K t dSLPON1 t dONDCDCSLP t dSLPONST t dSLPONST 39 TPS659110, TPS659112, TPS659113 TPS659114, TPS659118, TPS6591133 www.ti.com SWCS049Q – JUNE 2010 – REVISED MARCH 2016 Submit Documentation Feedback Product Folder Links: TPS659110 TPS659112 TPS659113 TPS659114 TPS659118 TPS6591133 Specifications Copyright © 2010–2016, Texas Instruments Incorporated 5.23.2.2 Device SLEEP State Control NOTE: Registers programming: VIO_PSKIP = 0, VDD1_PSKIP = 0, VDD1_SETOFF = 1, LDO3_SETOFF = 1, LDO4_SETOFF = 1, LDO8_KEEPON = 1. Figure 5-4. Device SLEEP State Control Table 5-3. Device SLEEP State Control Timing Characteristics PARAMETER TEST CONDITIONS MIN TYP MAX UNIT tACT2SLP SLEEP falling-edge to supply n low-power mode (SLEEP resynchronization delay) 2 × tCK32k = 62 3 × tCK32k = 94 µs tACT2SLPCK32K SLEEP falling-edge to CLK32KOUT low 156 tACT2SLP + 3 × tCK32k 188 µs tSLP2ACT SLEEP rising edge to supply in high-power mode 8 × tCK32k = 250 9 × tCK32k = 281 µs tSLP2ACTCK32K SLEEP rising edge to CLK32KOUT running 344 tSLP2ACT + 3 × tCK32k 375 µs tdSLPON1 SLEEP rising edge to time step 1 of the turnon sequence from SLEEP state 281 tSLP2ACT + 1 × tCK32k 312 µs tdSLPONST Turnon sequence step duration, from SLEEP state TSLOT_LENGTH[1:0] = 00 0 µs TSLOT_LENGTH[1:0] = 01 200 TSLOT_LENGTH[1:0] = 10 500 TSLOT_LENGTH[1:0] = 11 2000 tdSLPONDCDC VDD1, VDD2, or VIO turnon delay from turnon sequence time step 2 × tCK32k = 62 µs |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |