数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

YMF754-R 数据表(PDF) 22 Page - YAMAHA CORPORATION

部件名 YMF754-R
功能描述  DS-1E
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  YAMAHA [YAMAHA CORPORATION]
网页  http://www.yamaha.com
标志 YAMAHA - YAMAHA CORPORATION

YMF754-R 数据表(HTML) 22 Page - YAMAHA CORPORATION

Back Button YMF754-R Datasheet HTML 18Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 19Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 20Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 21Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 22Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 23Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 24Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 25Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 26Page - YAMAHA CORPORATION Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 60 page
background image
YMF754
June 28, 1999
-22-
b2................WRST: AC’97 Warm Reset
This bit places the AC’97 in warm reset condition when the BIT_CLK signal on the AC’97 remains in
inactive state.
If this bit is set to “1”, it will automatically return to “0” after 1.3µs time duration.
This
bit is valid only while the ACLS bit is set to “0”.
Except in this case, even if this bit is attempted to be
set to “1”, no warm reset will be generated (write operation of “1” remains disabled).
“0”: Normal
(default)
“1”: AC’97 Warm Reset
b3................ACLS: AC-Link Status
(Read Only)
This bit indicates whether or not the AC-link is active.
This bit is “1” when the AC-link remains in
active state (the BIT_CLK signal is active).
“0”: AC’97 Inactive
(default)
“1”: AC’97 Active
4A-4Bh: DS-1E Power Control 1
Read / Write
Default: 0000h
Access Bus Width: 8, 16, 32-bit
b15
b14
b13
b12
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
PR7
PR6
PR5
PR4
PR3
PR2
PR1
PR0
-
JSR
-
-
-
DPLL
-
DMC
b0................DMC: Disable Master Clock Oscillation
Setting this bit to “1” disables the oscillation of the Master Clock (24.576 MHz).
“0”: Normal
(default)
“1”: Disable
b2................DPLL: Disable PLL Clock Oscillation
Setting this bit to “1” disables the oscillation of PLL.
“0”: Normal
(default)
“1”: Disable
b6................JSR: Joystick Reset
This bit controls reset of the flip-flop circuit following the analog comparator stage on the joystick port.
The Initial value is set to “0” immediately after power on reset or hardware reset.
“0”: Normal
(default)
“1”: Resets the flip-flop circuit following the analog comparator stage on the joystick port
b8................PR0: AC’97 Power Down Control 0
This bit controls the power state of the ADC and Input Mux in the Primary AC’97.
“0”: Normal
(default)
“1”: Power down



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com