数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

YMF754-R 数据表(PDF) 24 Page - YAMAHA CORPORATION

部件名 YMF754-R
功能描述  DS-1E
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  YAMAHA [YAMAHA CORPORATION]
网页  http://www.yamaha.com
标志 YAMAHA - YAMAHA CORPORATION

YMF754-R 数据表(HTML) 24 Page - YAMAHA CORPORATION

Back Button YMF754-R Datasheet HTML 20Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 21Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 22Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 23Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 24Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 25Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 26Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 27Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 28Page - YAMAHA CORPORATION Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 60 page
background image
YMF754
June 28, 1999
-24-
4C-4Dh: D-DMA Slave Configuration
Read / Write
Default: 0000h
Access Bus Width: 8, 16, 32-bit
b15
b14
b13
b12
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
Base Address
EA
TS
CE
b0................CE: Channel Enable
This bit enables the Distributed DMA function.
“0”: Disable Distributed DMA
(default)
“1”: Enable Distributed DMA
b[2:1] ..........TS: Transfer Size
(Read Only)
These bits indicate the size of the DMA transfer. Since DS-1E supports only 8-bit DMA transfer, the bits
are hardwired to 00b.
b3................EA: Extended Address
(Read Only)
DS-1E does not support extended address mode.
This bit is hardwired to 0b.
b[15:4] ........Base Address : D-DMA Slave Base Address
These bits indicate the D-DMA slave base address.
4E-4Fh: DS-1E Power Control 2
Read / Write
Default: 0000h
Access Bus Width: 8, 16, 32-bit
b15
b14
b13
b12
b11
b10
b9
b8
b7
b6
b5
b4
b3
b2
b1
b0
-
-
-
PSHWV
PSIO
PSACL PSDIR
PSDIT
PSZV
PSSRC PSPCA PSJOY PSMPU
PSSB
PSFM
CMCD
b0................CMCD: CODEC Master Clock Disable
Setting this bit to “1” disables the oscillation of the CMCLK.
To stop a clock, when the CMCLK is
supplied to the AC’97, it is required that b13:PR5 bit of 4A-4Bh register is set to “1”.
(If the Secondary
AC’97 is used, it is also necessary that b5:SPR5 bit of 5A-5Bh register is set to “1”.)
“0”: Normal
(default)
“1”: Disable
b1................PSFM: Power Save FM Synthesizer
Setting this bit to “1” stops a clock supplied to the FM synthesizer block.
“0”: Normal
(default)
“1”: Disable
b2................PSSB: Power Save Sound Blaster
Setting this bit to “1” stops a clock supplied to the Sound Blaster block.
“0”: Normal
(default)
“1”: Disable



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com