数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

YMF754-R 数据表(PDF) 23 Page - YAMAHA CORPORATION

部件名 YMF754-R
功能描述  DS-1E
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  YAMAHA [YAMAHA CORPORATION]
网页  http://www.yamaha.com
标志 YAMAHA - YAMAHA CORPORATION

YMF754-R 数据表(HTML) 23 Page - YAMAHA CORPORATION

Back Button YMF754-R Datasheet HTML 19Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 20Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 21Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 22Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 23Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 24Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 25Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 26Page - YAMAHA CORPORATION YMF754-R Datasheet HTML 27Page - YAMAHA CORPORATION Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 60 page
background image
YMF754
June 28, 1999
-23-
b9................PR1: AC’97 Power Down Control 1
This bit controls the power state of the DAC in the Primary AC’97.
“0”: Normal
(default)
“1”: Power down
b10..............PR2: AC’97 Power Down Control 2
This bit controls the power state of the Analog Mixer (Vref still on) in the Primary AC’97.
This power
state retains the Reference Voltage of the AC’97.
“0”: Normal
(default)
“1”: Power down
b11..............PR3: AC’97 Power Down Control 3
This bit controls the power state of the Analog Mixer (Vref off) in the Primary AC’97.
This power
state removes Reference Voltage of the AC’97.
“0”: Normal
(default)
“1”: Power down
b12..............PR4: AC’97 Power Down Control 4
This bit controls the power state of the AC-link in the Primary AC’97.
“0”: Normal
(default)
“1”: Power down
b13..............PR5: AC’97 Power Down Control 5
Setting this bit to “1” disables the internal clock of the Primary AC’97.
In case the AC’97 is used with
DS-1E, the master clock is supplied from DS-1E.
Therefore, when the clock is stopped completely, set
PR5 bits to “1” firstly, then the CMCD bit should be set to “1” after duration of 1ms or longer.
“0”: Normal
(default)
“1”: Disable
b14..............PR6: AC’97 Power Down Control 6
This bit controls PR6 bit status of the power control register in the Primary AC’97.
b15..............PR7: AC’97 Power Down Control 7
This bit controls PR7 bit status of the power control register in the Primary AC’97.
Respective data set to b[15:8] are correspondingly set into the “Power down Ctrl/Stat” register in the Primary
AC’97 via the AC-Link. These are not set into the “Power down Ctrl/Stat” register in the Secondary AC’97.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com