数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

LP3907TL-PLNTO/NOPB 数据表(PDF) 23 Page - Texas Instruments

Click here to check the latest version.
部件名 LP3907TL-PLNTO/NOPB
功能描述  Dual High-Current Step-Down DC-DC and Dual Linear Regulator
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

LP3907TL-PLNTO/NOPB 数据表(HTML) 23 Page - Texas Instruments

Back Button LP3907TL-PLNTO/NOPB Datasheet HTML 19Page - Texas Instruments LP3907TL-PLNTO/NOPB Datasheet HTML 20Page - Texas Instruments LP3907TL-PLNTO/NOPB Datasheet HTML 21Page - Texas Instruments LP3907TL-PLNTO/NOPB Datasheet HTML 22Page - Texas Instruments LP3907TL-PLNTO/NOPB Datasheet HTML 23Page - Texas Instruments LP3907TL-PLNTO/NOPB Datasheet HTML 24Page - Texas Instruments LP3907TL-PLNTO/NOPB Datasheet HTML 25Page - Texas Instruments LP3907TL-PLNTO/NOPB Datasheet HTML 26Page - Texas Instruments LP3907TL-PLNTO/NOPB Datasheet HTML 27Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 58 page
background image
EN1
nPOR
RDY1
EN2
RDY2
EN1
nPOR
RDY1
EN2
RDY2
0V
0V
Case1
Case2
EN1
nPOR
RDY1
EN2
RDY2
Case3
Counter
delay
t1
t2
t1
t2
Counter
delay
t1
t2
Counter
delay
23
LP3907
www.ti.com
SNVS511S – JUNE 2007 – REVISED APRIL 2016
Product Folder Links: LP3907
Submit Documentation Feedback
Copyright © 2007–2016, Texas Instruments Incorporated
Table 6. Power-Off Timing Specification
DESCRIPTION
MIN
NOM
MAX
UNIT
t1
Programmable delay from EN_T deassertion to VCC_Buck1 Off
1.5
ms
t2
Programmable delay from EN_T deassertion to VCC_Buck2 Off
2
ms
t3
Programmable delay from EN_T deassertion to VCC_LDO1 Off
3
ms
t4
Programmable delay from EN_T deassertion to VCC_LDO2 Off
6
ms
8.3.3 Flexible Power-On Reset (Power Good with Delay)
The LP3907 is equipped with an internal power-on-reset (POR) circuit which monitors the output voltage levels
on Bucks 1 and 2. The nPOR is an open drain logic output which is logic LOW when either of the buck outputs
are below 91% of the rising value, or when one or both outputs fall below 82% of the desired value. The time
delay between output voltage level and nPOR is enabled is (50 µs, 50 ms, 100 ms, 200 ms) 50 ms by default.
The system designer can choose the external pullup resistor (that is, 100 k
Ω) for the nPOR pin.
Figure 35. nPOR with Counter Delay



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com