数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP23017-E/ML 数据表(PDF) 21 Page - Microchip Technology

部件名 MCP23017-E/ML
功能描述  16-Bit I/O Expander with Serial Interface
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP23017-E/ML 数据表(HTML) 21 Page - Microchip Technology

Back Button MCP23017-E/ML Datasheet HTML 17Page - Microchip Technology MCP23017-E/ML Datasheet HTML 18Page - Microchip Technology MCP23017-E/ML Datasheet HTML 19Page - Microchip Technology MCP23017-E/ML Datasheet HTML 20Page - Microchip Technology MCP23017-E/ML Datasheet HTML 21Page - Microchip Technology MCP23017-E/ML Datasheet HTML 22Page - Microchip Technology MCP23017-E/ML Datasheet HTML 23Page - Microchip Technology MCP23017-E/ML Datasheet HTML 24Page - Microchip Technology MCP23017-E/ML Datasheet HTML 25Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 42 page
background image
 2005-2016 Microchip Technology Inc.
DS20001952C-page 21
MCP23017/MCP23S17
The Open-Drain (ODR) control bit enables/disables the
INT pin for open-drain configuration. Setting this bit
overrides the INTPOL bit.
The Interrupt Polarity (INTPOL) sets the polarity of the
INT pin. This bit is functional only when the ODR bit is
cleared, configuring the INT pin as active push-pull.
REGISTER 3-6:
IOCON: I/O EXPANDER CONFIGURATION REGISTER (ADDR 0x05)
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
U-0
BANK
MIRROR
SEQOP
DISSLW
HAEN
ODR
INTPOL
bit 7
bit 0
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
-n = Value at POR
‘1’ = Bit is set
‘0’ = Bit is cleared
x = Bit is unknown
bit 7
BANK: Controls how the registers are addressed
1
= The registers associated with each port are separated into different banks.
0
= The registers are in the same bank (addresses are sequential).
bit 6
MIRROR: INT Pins Mirror bit
1
= The INT pins are internally connected
0
= The INT pins are not connected. INTA is associated with PORTA and INTB is associated with
PORTB
bit 5
SEQOP: Sequential Operation mode bit
1
= Sequential operation disabled, address pointer does not increment.
0
= Sequential operation enabled, address pointer increments.
bit 4
DISSLW: Slew Rate control bit for SDA output
1
= Slew rate disabled
0
= Slew rate enabled
bit 3
HAEN: Hardware Address Enable bit (MCP23S17 only) (Note 1)
1
= Enables the MCP23S17 address pins.
0
= Disables the MCP23S17 address pins.
bit 2
ODR: Configures the INT pin as an open-drain output
1
= Open-drain output (overrides the INTPOL bit.)
0
= Active driver output (INTPOL bit sets the polarity.)
bit 1
INTPOL: This bit sets the polarity of the INT output pin
1
= Active-high
0
=Active-low
bit 0
Unimplemented: Read as ‘0’
Note 1:
Address pins are always enabled on the MCP23017.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com