数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TAS5036IPFCR 数据表(PDF) 29 Page - Texas Instruments

部件名 TAS5036IPFCR
功能描述  SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
PDF  49 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TAS5036IPFCR 数据表(HTML) 29 Page - Texas Instruments

Back Button TAS5036IPFCR Datasheet HTML 25Page - Texas Instruments TAS5036IPFCR Datasheet HTML 26Page - Texas Instruments TAS5036IPFCR Datasheet HTML 27Page - Texas Instruments TAS5036IPFCR Datasheet HTML 28Page - Texas Instruments TAS5036IPFCR Datasheet HTML 29Page - Texas Instruments TAS5036IPFCR Datasheet HTML 30Page - Texas Instruments TAS5036IPFCR Datasheet HTML 31Page - Texas Instruments TAS5036IPFCR Datasheet HTML 32Page - Texas Instruments TAS5036IPFCR Datasheet HTML 33Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 29 / 49 page
background image
Serial Control Interface Register Definitions
24
SLES044B—November 2002
TAS5036
3
Serial Control Interface Register Definitions
Table 3–1 shows the register map for the TAS5036. Default values in this section are in bold.
Table 3–1. I2C Register Map
ADDR HEX
DESCRIPTION
00
General status register
01
Error status register
02
System control register 0
03
System control register 1
04
Error recovery register
05
Automute delay
06
DC-offset control register channel 1
07
DC-offset control register channel 2
08
DC-offset control register channel 3
09
DC-offset control register channel 4
0A
DC-offset control register channel 5
0B
DC-offset control register channel 6
0C
Interchannel delay register channel 1
0D
Interchannel delay register channel 2
0E
Interchannel delay register channel 3
0F
Interchannel delay register channel 4
10
Interchannel delay register channel 5
11
Interchannel delay register channel 6
12
ABD delay register
13
Volume control register channel 1
14
Volume control register channel 2
15
Volume control register channel 3
16
Volume control register channel 4
17
Volume control register channel 5
18
Volume control register channel 6
19
Individual channel mute
The volume table is contained in Appendix A.
Default values are shown in bold in the following tables
NOTE:
The performance of a TDAA system is optimized by setting the PWM timing based upon the
type of back-end device that is used and, to a lesser extent, the layout. These values are set
during initialization using the I2C serial interface. The specific timing parameter values for each
PWM and back-end configuration is contained in the EVM User Manual, Reference Design
User Manual, and design application note for these devices. Please refer to the appropriate
EVM User Manual, Reference Design user manual, or design application note for these
values.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com