STM8AF6213 datasheet(63/106 Pages) STMICROELECTRONICS

63 / 106 page

DocID025118 Rev 5

63/106

STM8AF6213/23/23A/26

Electrical characteristics

103

Total current consumption and timing in forced reset state

Current consumption for on-chip peripherals

Subject to general operating conditions for VDD and TA.

HSI internal RC/fCPU = fMASTER = 16 MHz, VDD = 5 V

Table 37. Total current consumption and timing in forced reset state

Symbol

Parameter

Conditions

Typ

Max(1)

1. Data guaranteed by design, not tested in production.

Unit

IDD(R)

Supply current in reset state(2)

Characterized with all I/Os tied to VSS.

VDD= 5 V

400

µA

VDD= 3.3 V

300

tRESETBL

Reset pin release to vector

fetch

150

µs

Table 38. Peripheral current consumption

Symbol

Parameter

Typ

Unit

IDD(TIM1) TIM1 supply current(1)

1. Data based on a differential IDD measurement between reset configuration and timer counter running at

16 MHz. No IC/OC programmed (no I/O pads toggling). Not tested in production.

210

µA

IDD(TIM5) TIM5 supply current(1)

130

IDD(TIM6) TIM6 supply current(1)

IDD(UART1) LINUART supply current(2)

2. Data based on a differential IDD measurement between the on-chip peripheral when kept under reset and

not clocked and the on-chip peripheral when clocked and not kept under reset. No I/O pads toggling. Not

tested in production.

120

IDD(SPI)

SPI supply current(2)

IDD(I2C)

I2C supply current(2)

IDD(ADC1) ADC1 supply current(3)

Data based on a differential IDD measurement between reset configuration and continuous A/D

conversions. Not tested in production.

1000

STM8AF6213 数据表(PDF) 63 Page - STMicroelectronics

STM8AF6213 数据表(HTML) 63 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载