| 数据搜索系统,热门电子元器件搜索 |
|
FT313HQ-R 数据表(PDF) 24 Page - Future Technology Devices International Ltd. |
|
|
|||||||||||||||||||||||||||||
FT313HQ-R 数据表(HTML) 24 Page - Future Technology Devices International Ltd. |
|
24 / 67 page ![]() Copyright © 2013 Future Technology Devices International Limited 24 Document No.: FT_000589 FT313H USB2.0 HS Host Controller Datasheet Version 1.2 Clearance No.: FTDI# 318 Bit Name Type Default value Description 0 RS R/W 1’b0 Run/Stop When this bit is set to 1b, the host controller proceeds with the execution of schedule. 0: Stop 1: Run Table 5-5 USB command register 5.2.5 USBSTS register (address = 14h) This register indicates pending interrupts and various states of the Host Controller. The status resulting from a transaction on the serial bus is not indicated in this register. Software sets a bit to 0 in this register by writing a 1 to it. Bit Name Type Default value Description [31:16] Reserved RO 16’h0 - 15 ASCH_STS RO 1’b0 Asynchronous Schedule Status This bit reports the actual status of the asynchronous schedule. 14 PSCH_STS RO 1’b0 Periodic Schedule Status This bit reports the actual status of the periodic schedule. 13 Reclamation RO 1’b0 Reclamation This is a read-only status bit, and used to detect an empty of the asynchronous schedule. 12 HCHalted RO 1’b1 Host Controller Halted This bit is a zero whenever the Run/Stop bit is set to ‘1.’ The host controller sets this bit to ‘1’ after it has stopped the executing as a result of the Run/Stop bit being set to 0b. [11:6] Reserved RO 6’b0 - 5 INT_OAA R/WC 1’b0 Interrupt on Asynchronous Advance This status bit indicates the assertion of interrupt on Async Advance Doorbell. 4 H_SYSERR R/WC 1’b0 Host System Error The Host Controller sets this bit to ‘1’ when a serious error occurred during a host system access involving the host controller module. 3 FRL_ROL R/WC 1’b0 Frame List Rollover The host controller sets this bit to ’1’ when the Frame List Index rolls over from its maximum value to zero. 2 PO_CHG_DET R/WC 1’b0 Port Change Detect The host controller sets this bit to ’1’ when any port has a change bit transition from ‘0’ to ‘1.’ In addition, this bit is loaded with the OR of all of |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |