数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

FT313HQ-R 数据表(PDF) 48 Page - Future Technology Devices International Ltd.

部件名 FT313HQ-R
功能描述  USB2.0 HS Embedded Host Controller
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FTDI [Future Technology Devices International Ltd.]
网页  http://www.ftdichip.com
标志 FTDI - Future Technology Devices International Ltd.

FT313HQ-R 数据表(HTML) 48 Page - Future Technology Devices International Ltd.

Back Button FT313HQ-R Datasheet HTML 44Page - Future Technology Devices International Ltd. FT313HQ-R Datasheet HTML 45Page - Future Technology Devices International Ltd. FT313HQ-R Datasheet HTML 46Page - Future Technology Devices International Ltd. FT313HQ-R Datasheet HTML 47Page - Future Technology Devices International Ltd. FT313HQ-R Datasheet HTML 48Page - Future Technology Devices International Ltd. FT313HQ-R Datasheet HTML 49Page - Future Technology Devices International Ltd. FT313HQ-R Datasheet HTML 50Page - Future Technology Devices International Ltd. FT313HQ-R Datasheet HTML 51Page - Future Technology Devices International Ltd. FT313HQ-R Datasheet HTML 52Page - Future Technology Devices International Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 67 page
background image
Copyright © 2013 Future Technology Devices International Limited
48
Document No.: FT_000589
FT313H USB2.0 HS Host Controller Datasheet Version 1.2
Clearance No.: FTDI# 318
NOR PIO timing characteristics (Ambient Temperature = -40°C to +85°C)
Parameter
Description
VCC(I/O)=1.8V
VCC(I/O)=2.5V
VCC(I/O)=3.3V
Unit
Min
Max
Min
Max
Min
Max
Tch
CS_N hold time after
WR_N / RD_N high
0
-
0
-
0
-
ns
Tcsadval
CS_N setup time
before Address Latch
6.5
-
6.5
-
6
-
ns
Tah
Address Hold Time
after Address Latch
0
-
0
-
0
-
ns
Tas
Address Setup Time
before Address Latch
6
-
6
-
5
-
ns
Tap
Address Latch Pulse
Width
10
-
10
-
10
-
ns
Twc
Write Cycle Time
80
-
78.5
-
78.5
-
ns
Twp
WR_N Pulse Width
40
-
40
-
40
-
ns
Tdh
RD_N High to Output
Hi-Z
4
8
4
7
4
7
ns
WR_N High to Input
Hi-Z
0
-
0
-
0
-
ns
Tdadvh
DATA Setup Time
before DATA Latch
6
-
5
-
5
-
ns
Toe
RD_N Low to DATA
Output Enable
8
-
6
-
5
-
ns
Tbds
Ready to
WR_N/RD_N Low
5
-
5
-
5
-
ns
Trp
RD_N Pulse Width
40
-
40
-
40
-
ns
Trc
Read Cycle Time
80
-
79
-
79
-
ns
Table 6-11 NOR PIO timing



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com