TNETV2685FIBZUT7 datasheet(178/191 Pages) TI1

178 / 191 page

TMS320DM647

TMS320DM648

SPRS372H – MAY 2007 – REVISED APRIL 2012

www.ti.com

6.23 General-Purpose Input/Output (GPIO)

The GPIO peripheral provides general-purpose pins that can be configured as either inputs or outputs.

When configured as an output, a write to an internal register can control the state driven on the output pin.

When configured as an input, the state of the input is detectable by reading the state of an internal

interrupt/event generation modes. The GPIO peripheral provides generic connections to external devices.

The GPIO pins are grouped into banks of 16 pins per bank (i.e., bank 0 consists of GPIO [0:15]).

The GPIO peripheral supports the following:

•

Up to 3.3-V GPIO pins

•

Interrupts:

–

Up to 16 unique GPIO[0:15] interrupts from Bank 0

–

One GPIO bank (aggregated) interrupt signal from the GPIOs in Bank 1

–

Interrupts can be triggered by rising and/or falling edge, specified for each interrupt capable GPIO

signal

•

DMA events:

–

Up to 10 unique GPIO DMA events from Bank 0

•

Set/clear functionality: Firmware writes 1 to corresponding bit position(s) to set or to clear GPIO

signal(s). This allows multiple firmware processes to toggle GPIO output signals without critical section

protection (disable interrupts, program GPIO, re-enable interrupts, to prevent context switching to

anther process during GPIO programming).

•

Separate Input/Output registers

•

Output register in addition to set/clear so that, if preferred by firmware, some GPIO output signals can

be toggled by direct write to the output register(s).

•

Output register, when read, reflects output drive status. This, in addition to the input register reflecting

pin status and open-drain I/O cell, allows wired logic be implemented.

The memory map for the GPIO registers is shown in Table 6-95.

For more detailed information on GPIOs, see the TMS320DM647/DM648 DSP General-Purpose

Input/Output (GPIO) User's Guide (literature number SPRUEK7).

6.23.1 GPIO Peripheral Register Descriptions

Table 6-95. GPIO Registers

HEX ADDRESS RANGE

ACRONYM

0x0204 8000

PID

Peripheral Identification Register

0x0204 8004

Reserved

0x0204 8008

BINTEN

GPIO interrupt per-bank enable

GPIO Banks 0 and 1

0x0204 800C

Reserved

0x0204 8010

DIR

GPIO Banks 0 and 1 Direction Register (GPIO[0:31])

0x0204 8014

OUT_DATA

GPIO Banks 0 and 1 Output Data Register (GPIO[0:31])

0x0204 8018

SET_DATA

GPIO Banks 0 and 1 Set Data Register (GPIO[0:31])

0x0204 801C

CLR_DATA

GPIO Banks 0 and 1 Clear data for banks 0 and 1 (GPIO[0:31])

0x0204 8020

IN_DATA

GPIO Banks 0 and 1 Input Data Register (GPIO[0:31])

0x0204 8024

SET_RIS_TRIG

GPIO Banks 0 and 1 Set Rising Edge Interrupt Register (GPIO[0:31])

0x0204 8028

CLR_RIS_TRIG

GPIO Banks 0 and 1 Clear Rising Edge Interrupt Register (GPIO[0:31])

0x0204 802C

SET_FAL_TRIG

GPIO Banks 0 and 1 Set Falling Edge Interrupt Register (GPIO[0:31])

0x0204 8030

CLR_FAL_TRIG

GPIO Banks 0 and 1 Clear Falling Edge Interrupt Register (GPIO[0:31])

0x0204 8034

INSTAT

GPIO Banks 0 and 1 Interrupt Status Register (GPIO[0:31])

178

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT7 数据表(PDF) 178 Page - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 178 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载