数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2685FIBZUT7 数据表(PDF) 179 Page - Texas Instruments

部件名 TNETV2685FIBZUT7
功能描述  Digital Media Processor
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 179 Page - Texas Instruments

Back Button TNETV2685FIBZUT7 Datasheet HTML 175Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 176Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 177Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 178Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 179Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 180Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 181Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 182Page - Texas Instruments TNETV2685FIBZUT7 Datasheet HTML 183Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 179 / 191 page
background image
GPIx
GPOx
4
3
2
1
TMS320DM647
TMS320DM648
www.ti.com
SPRS372H – MAY 2007 – REVISED APRIL 2012
6.23.2 GPIO Peripheral Input/Output Electrical Data/Timing
Table 6-96. Timing Requirements for GPIO Inputs(1) (see Figure 6-55)
720, 800, 900,
1100
NO.
UNIT
MIN
MAX
1
tw(GPIH)
Pulse duration, GPIx high
12P
ns
2
tw(GPIL)
Pulse duration, GPIx low
12P
ns
(1)
The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the device
recognize the GPIx changes through software polling of the GPIO register, the GPIx duration must be extended to allow the device
enough time to access the GPIO register through the internal bus. P = 1/CPU clock frequency in ns.
Table 6-97. Switching Characteristics Over Recommended Operating Conditions for GPIO Outputs
(see Figure 6-55)
720, 800, 900, 1100
NO.
PARAMETER
UNIT
MIN
MAX
3
tw(GPOH)
Pulse duration, GPOx high
6P(1)
ns
4
tw(GPOL)
Pulse duration, GPOx low
6P(1)
ns
(1)
This parameter value should not be used as a maximum performance specification. Actual performance of back-to-back accesses of the
GPIO is dependent upon internal bus activity. P = 1/CPU clock frequency in ns.
Figure 6-55. GPIO Port Timing
Copyright © 2007–2012, Texas Instruments Incorporated
Peripheral Information and Electrical Specifications
179
Submit Documentation Feedback
Product Folder Link(s): TMS320DM647 TMS320DM648



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com