TNETV2685FIBZUT7 datasheet(132/191 Pages) TI1

132 / 191 page

TMS320DM647

TMS320DM648

SPRS372H – MAY 2007 – REVISED APRIL 2012

www.ti.com

6.14.3 SPI Electrical Data/Timing

6.14.3.1 Serial Peripheral Interface (SPI) Timing

Table 6-61 assumes testing over recommended operating conditions (see Figure 6-36).

Table 6-61. General Timing Requirements for SPIx Master Modes(1)

NO.

MIN

MAX UNIT

greater of 8P or

tc(SPC)M

Cycle Time, SPICLK, All Master Modes

256P

100 ns

tw(SPCH)M

Pulse Width High, SPICLK, All Master Modes

greater of 4P or 45 ns

tw(SPCL)M

Pulse Width Low, SPICLK, All Master Modes

greater of 4P or 45 ns

Polarity = 0, Phase = 0,

to SPICLK rising

Polarity = 0, Phase = 1,

0.5tc(SPC)M + 4P

Delay, initial data bit valid

to SPICLK rising

td(SIMO_SPC)M

on SPIDO to initial edge on

Polarity = 1, Phase = 0,

SPICLK(2)

to SPICLK falling

Polarity = 1, Phase = 1,

0.5tc(SPC)M + 4P

to SPICLK falling

Polarity = 0, Phase = 0,

from SPICLK rising

Polarity = 0, Phase = 1,

Delay, subsequent bits

from SPICLK falling

td(SPC_SIMO)M

valid on SPIDO after

Polarity = 1, Phase = 0,

transmit edge of SPICLK

from SPICLK falling

Polarity = 1, Phase = 1,

from SPICLK rising

Polarity = 0, Phase = 0,

0.5tc(SPC)M - 10

from SPICLK falling

Polarity = 0, Phase = 1,

Output hold time, SPIDO

0.5tc(SPC)M - 10

from SPICLK rising

valid after

toh(SPC_SIMO)M

receive edge of SPICLK,

Polarity = 1, Phase = 0,

0.5tc(SPC)M - 10

except for final bit(3)

from SPICLK rising

Polarity = 1, Phase = 1,

0.5tc(SPC)M - 10

from SPICLK falling

Polarity = 0, Phase = 0,

0.5P + 15

to SPICLK falling

Polarity = 0, Phase = 1,

0.5P + 15

Input Setup Time, SPIDI

to SPICLK rising

tsu(SOMI_SPC)M

valid before

Polarity = 1, Phase = 0,

receive edge of SPICLK

0.5P + 15

to SPICLK rising

Polarity = 1, Phase = 1,

0.5P + 15

to SPICLK falling

Polarity = 0, Phase = 0,

0.5P + 5

from SPICLK falling

Polarity = 0, Phase = 1,

0.5P + 5

Input Hold Time, SPIDI

from SPICLK rising

tih(SPC_SOMI)M

valid after

Polarity = 1, Phase = 0,

receive edge of SPICLK

0.5P + 5

from SPICLK rising

Polarity = 1, Phase = 1,

0.5P + 5

from SPICLK falling

(1)

P = SYSCLK3 period

(2)

First bit may be MSB or LSB depending upon SPI configuration. MO(0) refers to first bit and MO(n) refers to last bit output on SPIDO.

MI(0) refers to the first bit input and MI(n) refers to the last bit input on SPIDI.

(3)

The final data bit will be held on the SPIDO pin until the SPIDAT1 register is written with new data.

132

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT7 数据表(PDF) 132 Page - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 132 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV2685FIBZUT7 数据表(PDF) 132 Page - Texas Instruments

TNETV2685FIBZUT7 数据表(HTML) 132 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载