TNETV2685FIBZUT9 datasheet(21/191 Pages) TI1

21 / 191 page

TMS320DM647

TMS320DM648

www.ti.com

SPRS372H – MAY 2007 – REVISED APRIL 2012

Table 2-4. Terminal Functions (continued)

TERMINAL NAME

TYPE(

INTERNAL

OPER

DESCRIPTION

PULLUP/

VOLT

PULLDOWN

HOST-PORT INTERFACE (HPI) or PERIPHERAL COMPONENT INTERCONNECT (PCI) or GPIO[0:7]

AD00/HD00

AA22

I/O/Z

3.3 V

Host Port data [15:00] pin or PCI data-address bus [15:00]

[default]

AD01/HD01

AB22

I/O/Z

3.3 V

AD02/HD02

AC21

I/O/Z

3.3 V

AD03/HD03

AA23

I/O/Z

3.3 V

AD04/HD04

AC22

I/O/Z

3.3 V

AD05/HD05

AB21

I/O/Z

3.3 V

AD06/HD06

AA21

I/O/Z

3.3 V

AD07/HD07

Y21

I/O/Z

3.3 V

AD08/HD08

AB20

I/O/Z

3.3 V

AD09/HD09

AA20

I/O/Z

3.3 V

AD10/HD10

Y20

I/O/Z

3.3 V

AD11/HD11

Y19

I/O/Z

3.3 V

AD12/HD12

AB18

I/O/Z

3.3 V

AD13/HD13

AA19

I/O/Z

3.3 V

AD14/HD14

AC18

I/O/Z

3.3 V

AD15/HD15

AA18

I/O/Z

3.3 V

AD16/HD16

Y16

I/O/Z

3.3 V

Host Port data [31:16] pin or PCI data-address bus [31:16]

[default]

AD17/HD17

AB15

I/O/Z

3.3 V

AD18/HD18

AA15

I/O/Z

3.3 V

AD19/HD19

Y15

I/O/Z

3.3 V

AD20/HD20

W15

I/O/Z

3.3 V

AD21/HD21

V15

I/O/Z

3.3 V

AD22/HD22

AC14

I/O/Z

3.3 V

AD23/HD23

AB14

I/O/Z

3.3 V

AD24/HD24

W14

I/O/Z

3.3 V

AD25/HD25

V14

I/O/Z

3.3 V

AD26/HD26

AC13

I/O/Z

3.3 V

AD27/HD27

AB13

I/O/Z

3.3 V

AD28/HD28

AA13

I/O/Z

3.3 V

AD29/HD29

Y13

I/O/Z

3.3 V

AD30/HD30

W13

I/O/Z

3.3 V

AD31/HD31

V13

I/O/Z

3.3 V

PPAR/HAS

W19

I/O/Z

3.3 V

Host Address Strobe (I) or PCI parity [default]

PSTOP/HCNTL0

Y18

I/O/Z

3.3 V

Host Control selects between control, address, or data registers (I)

or PCI Stop [default]

PDEVSEL/HCNTL1

Y17

I/O/Z

3.3 V

Host Control selects between control, address, or data registers (I)

or PCI Device Select [default]

PPERR/HCS

W17

I/O/Z

3.3 V

Host Chip Select (I) or PCI Parity Error [default]

PSERR/ HDS1

W18

I/O/Z

3.3 V

Host Data Strobe 1 (I) or PCI System Error [default]

PCBE0/GP04

AC20

I/O/Z

3.3 V

PCI Command/Byte Enable 0 or GP[4] [default

PCBE1/HDS2

AC17

3.3 V

PCI Command/Byte Enable 1 or host data strobe 2

PCBE2/HR/W

W16

I/O/Z

3.3 V

PCI Command/Byte Enable 2 or host read or write select (I)

PCBE3/GP07

Y14

I/O/Z

3.3 V

PCI Command/Byte Enable 3 or GPIO[7]

PCLK/HHWIL

AC15

I/O/Z

3.3 V

PCI Clock (I) [default] or host Half-word Select - first or second

half-word (not necessarily high or low order) [For HPI16 bus width

selection only] (I)

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT9 数据表(PDF) 21 Page - Texas Instruments

TNETV2685FIBZUT9 数据表(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV2685FIBZUT9 数据表(PDF) 21 Page - Texas Instruments

TNETV2685FIBZUT9 数据表(HTML) 21 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载