数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TNETV2685FIBZUT9 数据表(PDF) 24 Page - Texas Instruments

部件名 TNETV2685FIBZUT9
功能描述  Digital Media Processor
PDF  191 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TNETV2685FIBZUT9 数据表(HTML) 24 Page - Texas Instruments

Back Button TNETV2685FIBZUT9 Datasheet HTML 20Page - Texas Instruments TNETV2685FIBZUT9 Datasheet HTML 21Page - Texas Instruments TNETV2685FIBZUT9 Datasheet HTML 22Page - Texas Instruments TNETV2685FIBZUT9 Datasheet HTML 23Page - Texas Instruments TNETV2685FIBZUT9 Datasheet HTML 24Page - Texas Instruments TNETV2685FIBZUT9 Datasheet HTML 25Page - Texas Instruments TNETV2685FIBZUT9 Datasheet HTML 26Page - Texas Instruments TNETV2685FIBZUT9 Datasheet HTML 27Page - Texas Instruments TNETV2685FIBZUT9 Datasheet HTML 28Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 24 / 191 page
background image
TMS320DM647
TMS320DM648
SPRS372H – MAY 2007 – REVISED APRIL 2012
www.ti.com
Table 2-4. Terminal Functions (continued)
TERMINAL NAME
NO
TYPE(
INTERNAL
OPER
DESCRIPTION
1)
PULLUP/
VOLT
PULLDOWN
CONFIGURATION AND EMIFA
DEVICEENABLE0/
F2
I/O/Z
IPD
3.3 V
EMIFA External Address 20 (word address). (O/Z) For proper
AEA20
device operation, this pin must be externally pulled up with a 1-k
resistor at device reset
EMIFAWIDTH/
G3
I/O/Z
IPD
3.3 V
EMIFA External Address 22 (word address). (O/Z) EMIFA data
AEA22
bus width selection pin state captured at the rising edge of
RESET.
0 - sets EMIFA CS2 to 8-bit data bus width
1 - sets EMIFA CS2 to 16 bit data bus width. For details, see
Section 3.
FASTBOOT/
G2
I/O/Z
IPD
3.3 V
EMIFA External Address 22 (word address). (O/Z) Enables FAST
AEA21
BOOT of the device. For details, see Section 3.
UHPIEN
H2
I
IPD
3.3 V
UHPI Enable Pin. This pin controls the selection (enable/disable)
of the HPI and GPIO[0:7] muxed with PCI. For details, see
Section 3.
HPIWIDTH/
H3
I/O/Z
IPD
3.3 V
EMIFA External Address 16 (word address) (O/Z) HPI peripheral
AEA16
bus width (HPI_WIDTH) select (Applies only when HPI is enabled;
UHPIEN pin = 1)
RSV_BOOT/
H6
I/O/Z
IPU
3.3 V
EMIFA External Address 15 (word address) (O/Z) For proper
AEA15
device operation, this pin must be externally pulled up with a 1-k
resistor at device reset.
PCI66/AEA18
G5
I/O/Z
IPD
3.3 V
PCI Frequency Selection (PCI66). The PCI peripheral must be
enabled (UHPIEN = 0) to use this function. PCI66_AEA18 selects
the PCI operating frequency of 66 MHz or 33 MHz. PCI operating
frequency is selected at reset via the pullup/pulldown resistor on
the PCI66 pin AEA18:
0 - PCI operates at 33 MHz (default)
1 - PCI operates at 66 MHz.
BOOTMODE0/AEA11
F3
I/O/Z
IPD
3.3 V
The BOOTMODE[3:0] defines what boot code is executed on
BOOTMODE1/AEA12
F4
device reset. See Section 3.2.1 for more details.
BOOTMODE2/AEA13
F5
BOOTMODE3/AEA14
G6
INTER-INTEGRATED CIRCUIT (I2C)
SCL
D22
I/O/Z
3.3 V
I2C clock. When the I2C module is used, use an external pullup
resistor.
SDA
C23
I/O/Z
3.3 V
I2C data. When I2C is used, make certain there is an external
pullup resistor.
SGMII0/1 and MDIO(1)(2)
SGMII0RXN
AA10
I
1.2 V
Differential SGMII Port 0 RX input (negative)
SGMII0RXP
AA9
I
1.2 V
Differential SGMII Port 0 RX input (positive)
SGMII0TXN
W11
O
1.2 V
Differential SGMII Port 0 TX output (negative)
SGMII0TXP
Y11
O
1.2 V
Differential SGMII Port 0 TX output (positive)
SGMII1RXN
AC9
I
1.2 V
Differential SGMII Port 1 RX input (negative)
SGMII1RXP
AB9
I
1.2 V
Differential SGMII Port 1 RX input (positive)
SGMII1TXN
W9
O
1.2 V
Differential SGMII Port 1 TX output (negative)
SGMII1TXP
W8
O
1.2 V
Differential SGMII Port 1 TX output (positive)
MDCLK
U9
OZ
IPD
3.3 V
MDIO Serial Clock (MDCLK)
(1)
For DM647: Leave the SGMII1RXP/N and SGMII1TXP/N pins disconnected. Disable ENTX/ENRX bits in CFGTX1/CFGRX1 for SGMII1
and still configure the CFGPLL because the SerDes TXBCLK0 is used as the internal VBUS clock. For DM648: if one of the SGMII pair
is not used, the same approach must be used.
(2)
If the Ethernet Subsystem is not used at all, these connections must be followed:
Disconnect AA10, AA9, W11,Y11, AC9, AB9, W9, W8, and U9
Connect AC11 to CVDD
Connect AB11 to VSS
Directly connect V11 (VDDA), W10 (VDDA), T10 (VDDD), U10 (VDDD) , AB8 (VDDT), U11 (VDDT), R9 (ESS core power), R11 (ESS core
power) to CVDD
Directly connect AB10, (VDDR) to DVDD18
24
Device Overview
Copyright © 2007–2012, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TMS320DM647 TMS320DM648



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com