TNETV2685FIBZUT9 datasheet(138/191 Pages) TI1

138 / 191 page

TMS320DM647

TMS320DM648

SPRS372H – MAY 2007 – REVISED APRIL 2012

www.ti.com

6.16 Host-Port Interface (HPI) Peripheral

6.16.1 HPI Device-Specific Information

The device includes a user-configurable 16-bit or 32-bit host-port interface (HPI16/HPI32). The AEA14 pin

controls the HPI_WIDTH, allowing the user to configure the HPI as a 16-bit or 32-bit peripheral.

Software handshaking via the HRDY bit of the Host Port Control Register (HPIC) is not supported.

An HPI boot is terminated using a DSP interrupt. The DSP interrupt is registered in bit 0 (channel 0) of the

EDMA Event Register (ER). This event must be cleared by software before triggering transfers on DMA

channel 0.

6.16.2 HPI Peripheral Register Description(s)

Table 6-65. HPI Control Registers

HEX ADDRESS RANGE

ACRONYM

COMMENTS

0x0200 0000

PID

Peripheral Identification Register

HPI power and emulation management

PWREMU_MGMT has both host/CPU

0x0200 0004

PWREMU_MGMT

read/write access.

0x0200 0008 - 0x0200 0024

Reserved

0x0200 0028

Reserved

0x0200 002C

Reserved

The host and the CPU have read/write

0x0200 0030

HPIC

HPI control register

access to the HPIC register.(1)

HPIA

HPI address register

0x0200 0034

The host has read/write access to the

(HPIAW)(2)

(Write)

HPIA registers. The CPU has read

HPIA

HPI address register

access only to the HPIA registers.

0x0200 0038

(HPIAR)(2)

(Read)

0x0200 003C - 0x0200 007F

Reserved

(1)

The CPU can write 1 to the HINT bit to generate an interrupt to the host and it can write 1 to the DSPINT bit to clear/acknowledge an

interrupt from the host.

(2)

There are two 32-bit HPIA registers: HPIAR for read operations and HPIAW for write operations. The HPI can be configured such that

HPIAR and HPIAW act as a single 32-bit HPIA (single-HPIA mode) or as two separate 32-bit HPIAs (dual-HPIA mode) from the

perspective of the host. The CPU can access HPIAW and HPIAR independently. For details about the HPIA registers and their modes,

see the TMS320DM647/DM648 DSP Host Port Interface (HPI) User's Guide (literature number SPRUEL5).

138

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS320DM647 TMS320DM648

TNETV2685FIBZUT9 数据表(PDF) 138 Page - Texas Instruments

TNETV2685FIBZUT9 数据表(HTML) 138 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

TNETV2685FIBZUT9 数据表(PDF) 138 Page - Texas Instruments

TNETV2685FIBZUT9 数据表(HTML) 138 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载