STM32F769AI datasheet(217/255 Pages) STMICROELECTRONICS

217 / 255 page

DocID029041 Rev 4

217/255

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

Electrical characteristics

224

Figure 75. Quad-SPI timing diagram - SDR mode

Figure 76. Quad-SPI timing diagram - DDR mode

5.3.32

Camera interface (DCMI) timing specifications

Unless otherwise specified, the parameters given in Table 120 for DCMI are derived

from tests performed under the ambient temperature, fHCLK frequency and VDD supply

voltage summarized in Table 17, with the following configuration:

•

DCMI_PIXCLK polarity: falling

•

DCMI_VSYNC and DCMI_HSYNC polarity: high

•

Data formats: 14 bits

Table 120. DCMI characteristics(1)

1. Guaranteed by characterization results.

Symbol

Parameter

Min

Max

Unit

Frequency ratio DCMI_PIXCLK/fHCLK

0.4

DCMI_PIXCLK Pixel clock input

MHz

DPixel

Pixel clock input duty cycle

tsu(DATA)

Data input setup time

th(DATA)

Data input hold time

0.5

tsu(HSYNC)

tsu(VSYNC)

DCMI_HSYNC/DCMI_VSYNC input setup time

2.5

th(HSYNC)

th(VSYNC)

DCMI_HSYNC/DCMI_VSYNC input hold time

STM32F769AI 数据表(PDF) 217 Page - STMicroelectronics

STM32F769AI 数据表(HTML) 217 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载