STM32F769AI datasheet(218/255 Pages) STMICROELECTRONICS

218 / 255 page

Electrical characteristics

STM32F765xx STM32F767xx STM32F768Ax STM32F769xx

218/255

DocID029041 Rev 4

Figure 77. DCMI timing diagram

5.3.33

LCD-TFT controller (LTDC) characteristics

Unless otherwise specified, the parameters given in Table 121 for LCD-TFT are derived

from tests performed under the ambient temperature, fHCLK frequency and VDD supply

voltage summarized in Table 17, with the following configuration:

•

LCD_CLK polarity: high

•

LCD_DE polarity: low

•

LCD_VSYNC and LCD_HSYNC polarity: high

•

Pixel formats: 24 bits

Table 121. LTDC characteristics (1)

1. Guaranteed by characterization results.

Symbol

Parameter

Min

Max

Unit

fCLK

LTDC clock output frequency

MHz

DCLK

LTDC clock output duty cycle

tw(CLKH),

tw(CLKL)

Clock High time, low time

tw(CLK)/2−0.5 tw(CLK)/2+0.5

tv(DATA)

Data output valid time

th(DATA)

Data output hold time

tv(HSYNC),

tv(VSYNC),

tv(DE)

HSYNC/VSYNC/DE output valid time

3.5

th(HSYNC),

th(VSYNC),

th(DE)

HSYNC/VSYNC/DE output hold time

0.5

STM32F769AI 数据表(PDF) 218 Page - STMicroelectronics

STM32F769AI 数据表(HTML) 218 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载