| 数据搜索系统,热门电子元器件搜索 |
|
PC87334VLJ 数据表(PDF) 92 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87334VLJ 数据表(HTML) 92 Page - National Semiconductor (TI) |
|
92 / 102 page ![]() 100 Electrical Characteristics (Continued) 1036 Receiver Timing Symbol Parameter Conditions Min Max Units tIRRXW IRRX Pulse Width 16 ms 316 Baud Out Cycles tRAI Delay from Active Edge of RD to Reset IRQ 78 ns tRINT Delay from Inactive Edge of RD (RD LSR) to Reset IRQ 55 ns tSCD Delay from RCLK to Sample Time (Note 1) 41 ns tSINT Delay from Stop Bit to Set Interrupt 2 Baud Out Cycles Note 1 This is an internal timing and is therefore not tested TLC12039 – 29 FIGURE 10-6a Receiver Timing TLC12039 – 30 Note 2 If SCR0 e 1 then tSINT e 3 RCLKs For a Timeout interrupt tSINT e 8 RCLKs FIGURE 10-6b FIFO Mode Receiver Timing 92 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |