| 数据搜索系统,热门电子元器件搜索 |
|
RT5021 数据表(PDF) 4 Page - Richtek Technology Corporation |
|
|
|||||||||||||||||||||||||||||
RT5021 数据表(HTML) 4 Page - Richtek Technology Corporation |
|
4 / 67 page ![]() RT5021 4 DS5021-01 April 2013 www.richtek.com Copyright 2013 Richtek Technology Corporation. All rights reserved. is a registered trademark of Richtek Technology Corporation. © Functional Pin Description Pin No. Pin Name Pin Function 1 WAKE Wake-Up Impulse Push Pull Output. If VIN or BAT plug in, WAKE pin generates one 90ms-width high pulse to notify micro processor. 2 PVD1 Power Output pin of CH1. To make CH1 stable, the power path from the pin PVD1 to its output capacitors must be as short ( ≤1mm is better) and wide as possible to reduce its parasitic inductance. The output capacitor must be ceramic capacitor ( ≥20μF). 3 LX1 Switch Node of CH1. 4 CHG2 2nd Charger Status Indicator (Open Drain Output). 5 FB7 Feedback Input Pin of CH7 in Step-Up Mode or Current Regulator Mode 6 PVD7 Power Output Pin of CH7 in Step-Up or Power Input Pin of CH7 in Current Regulator Mode. 7 LX7 Switch Node of CH7 in Step-Up Mode. LX7 initial voltage determine CH7 operation mode. 8 CHG Charger Status Indicator (Open Drain Output). 9 VO6 Power Output Pin of CH6. 10 PVD6 Power Input Pin of CH6. 11 FB4 Feedback Input Pin of CH4. 12 SEQ Power Sequence Selection for CH1 to CH4. 13 LX4 Switch Node of CH4. 14 EN Enable Pin of Power Converter Unit. 15 PVD45 Power Input Pin of CH4 and CH5. To avoid the crosstalk between CH4 and CH5, the power path from the pin PVD45 to its input capacitors must be as short ( ≤1mm is better) and wide as possible to reduce its parasitic inductance. The input capacitance must be ≥10μF with low ESR. 16 LX5 Switch Node of CH5. 17 INT Interrupt Indicator Open Drain Output. If events of NoBAT, THR, EOC, Battery Temperature Change (TS_METER), PGOOD, SAFE, VIN DPM, or Charge Type Detection Finishing (CHGRUN) happen, the output INT goes low and the INT bit in I 2C register bank 0x9 is set to be “1”. After INT bit is written to be “0”, INT goes high. 18 VO5/FB5 Output Voltage Sense Pin or feedback network input pin of CH5. The function is selected by I 2 C register. 19 PVD8 Power Input Pin of CH8. 20 SDA Data Signal Pin of I 2 C Interface. 21 SCL Clock Signal Pin of I 2C Interface. 22 VO8 Power Output Pin of CH8. 23 FB2 Feedback Input Pin of CH2. 24 VO2 Power Output Pin of CH2. 25 LX2B Switch Node B of CH2. 26 LX2A Switch Node A of CH2. 27 PVD2 Power Input Pin of CH2. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |