WM8971LEFLSLASHR datasheet(39/56 Pages) WOLFSON

39 / 56 page

Advanced Information

WM8971L

AI Rev 3.0 March 2004

AUDIO INTERFACE CONTROL

The register bits controlling audio format, word length and master / slave mode are summarised in

Table 28. MS selects audio interface operation in master or slave mode. In Master mode BCLK,

ADCLRC and DACLRC are outputs. The frequency of ADCLRC and DACLRC is set by the sample

rate control bits SR[4:0] and USB. In Slave mode BCLK, ADCLRC and DACLRC are inputs.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

BCLKINV

BCLK invert bit (for master and slave

modes)

0 = BCLK not inverted

1 = BCLK inverted

Master / Slave Mode Control

1 = Enable Master Mode

0 = Enable Slave Mode

LRSWAP

Left/Right channel swap

1 = swap left and right DAC data in

audio interface

0 = output left and right data as normal

right, left and i2s modes – LRCLK

polarity

1 = invert LRCLK polarity

0 = normal LRCLK polarity

LRP

DSP Mode – mode A/B select

1 = MSB is available on 1st BCLK rising

edge after LRC rising edge (mode B)

0 = MSB is available on 2nd BCLK rising

edge after LRC rising edge (mode A)

3:2

WL[1:0]

Audio Data Word Length

11 = 32 bits (see Note)

10 = 24 bits

01 = 20 bits

00 = 16 bits

R7 (07h)

Digital Audio

Interface

Format

1:0

FORMAT[1:0]

Audio Data Format Select

11 = DSP Mode

10 = I

2S Format

01 = Left justified

00 = Right justified

Table 28 Audio Data Format Control

Note: Right Justified mode does not support 32-bit data.

AUDIO INTERFACE OUTPUT TRISTATE

DACLRC and BCLK to inputs. In Slave mode (MASTER=0) ADCLRC, DACLRC and BCLK are by

default configured as inputs and only ADCDAT will be tri-stated, (see Table 29).

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R24(18h)

Additional

Control (2)

TRI

Tristates ADCDAT and switches ADCLRC,

DACLRC and BCLK to inputs.

0 = ADCDAT is an output, ADCLRC, DACLRC

and BCLK are inputs (slave mode) or outputs

(master mode)

1 = ADCDATE is tristated, ADCLRC, DACLRC

and BCLK are inputs

Table 29 Tri-stating the Audio Interface

WM8971LEFL/R 数据表(PDF) 39 Page - Wolfson Microelectronics plc

WM8971LEFL/R 数据表(HTML) 39 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载