WM8972LEFLSLASHR datasheet(32/49 Pages) WOLFSON

32 / 49 page

WM8972L

Preliminary Technical Data

PTD Rev 2.2 June 2004

MASTER MODE ADCLRC AND DACLRC ENABLE

In Master mode, by default ADCLRC is disabled when the ADC is disabled and DACLRC is disabled

when the DAC is disabled. Register bit LRCM, register 24(18h) bit[2] changes the control so that the

ADCLRC and DACLRC are disabled only when ADC and DAC are disabled. This enables the user to

use e.g. ADCLRC for both ADC and DAC LRCLK and disable the ADC when DAC only operation is

required, (see Table 26).

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R24(18h)

Additional

Control (2)

LRCM

Selects disable mode for ADCLRC and

DACLRC

0 = ADCLRC disabled when ADC disabled

DACLRC disabled when DAC disabled

1 = ADCLRC and DACLRC disabled only when

ADC and DAC are disabled.

Table 26 ADCLRC/DACLRC Enable

CLOCK OUTPUT

By default ADCLRC (pin 9) is the ADC word clock input/output. Under the control of ADCLRM[1:0],

10 or 11 then ADCLRC pin is always an output even in slave mode or when TRI = ‘1’, (see Table 27).

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R27(18h)

Additional

Control (3)

[8:7] ADCLRM

[1:0]

Configures ADCLRC pin

00 = ADCLRC is ADC word clock input (slave

mode) or ADCLRC output (master mode)

01 = ADCLRC pin is MCLK output

10 = ADCLRC pin is MCLK / 5.5 output

11 = ADCLRC pin is MCLK / 6 output

Table 27 ADCLRC Clock Output

CLOCKING AND SAMPLE RATES

The WM8972L supports a wide range of master clock frequencies on the MCLK pin, and can

generate many commonly used audio sample rates directly from the master clock. The ADC and

DAC do not need to run at the same sample rate; several different combinations are possible.

There are two clocking modes:

•

‘Normal’ mode supports master clocks of 128fs, 192fs, 256fs, 384fs, and their multiples

(Note: fs refers to the ADC or DAC sample rate, whichever is faster)

•

USB mode supports 12MHz or 24MHz master clocks. This mode is intended for use in

systems with a USB interface, and eliminates the need for an external PLL to generate

another clock frequency for the audio CODEC.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

CLKDIV2

Master Clock Divide by 2

1 = MCLK is divided by 2

0 = MCLK is not divided

5:1

SR [4:0]

00000

Sample Rate Control

R8 (08h)

Clocking and

Sample Rate

Control

USB

Clocking Mode Select

1 = USB Mode

0 = ‘Normal’ Mode

Table 28 Clocking and Sample Rate Control

WM8972LEFL/R 数据表(PDF) 32 Page - Wolfson Microelectronics plc

WM8972LEFL/R 数据表(HTML) 32 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表下载

链接网址

WM8972LEFL/R 数据表(PDF) 32 Page - Wolfson Microelectronics plc

WM8972LEFL/R 数据表(HTML) 32 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49

数据表 下载

链接网址

数据表下载