数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADAU1361BCPZ-R7 数据表(PDF) 46 Page - Analog Devices

部件名 ADAU1361BCPZ-R7
功能描述  Audio Codec
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADAU1361BCPZ-R7 数据表(HTML) 46 Page - Analog Devices

Back Button ADAU1361BCPZ-R7 Datasheet HTML 42Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 43Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 44Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 45Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 46Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 47Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 48Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 49Page - Analog Devices ADAU1361BCPZ-R7 Datasheet HTML 50Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 80 page
background image
ADAU1361
Data Sheet
Rev. D | Page 46 of 80
CONTROL REGISTER DETAILS
All registers except for the PLL control register are 1-byte write and read registers.
R0: Clock Control, 16,384 (0x4000)
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Reserved
CLKSRC
INFREQ[1:0]
COREN
Table 27. Clock Control Register
Bits
Bit Name
Description
3
CLKSRC
Clock source select.
0 = direct from MCLK pin (default).
1 = PLL clock.
[2:1]
INFREQ[1:0]
Input clock frequency. Sets the core clock rate that generates the core clock. If the PLL is used, this value is
automatically set to 1024 × fS.
Setting
Input Clock Frequency
00
256 × fS (default)
01
512 × fS
10
768 × fS
11
1024 × fS
0
COREN
Core clock enable. Only the R0 and R1 registers can be accessed when this bit is set to 0 (core clock disabled).
0 = core clock disabled (default).
1 = core clock enabled.
R1: PLL Control, 16,386 (0x4002)
Byte
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0
M[15:8]
1
M[7:0]
2
N[15:8]
3
N[7:0]
4
Reserved
R[3:0]
X[1:0]
Type
5
Reserved
Lock
PLLEN
Table 28. PLL Control Register
Byte
Bits
Bit Name
Description
0
[7:0]
M[15:8]
PLL denominator MSB. This value is concatenated with M[7:0] to make up a 16-bit number.
1
[7:0]
M[7:0]
PLL denominator LSB. This value is concatenated with M[15:8] to make up a 16-bit number.
M[15:8] (MSB)
M[7:0] (LSB)
Value of M
00000000
00000000
0
00000000
11111101
253 (default)
11111111
11111111
65,535
2
[7:0]
N[15:8]
PLL numerator MSB. This value is concatenated with N[7:0] to make up a 16-bit number.
3
[7:0]
N[7:0]
PLL numerator LSB. This value is concatenated with N[15:8] to make up a 16-bit number.
N[15:8] (MSB)
N[7:0] (LSB)
Value of N
00000000
00000000
0
00000000
00001100
12 (default)
11111111
11111111
65,535



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com