CS42406 datasheet(49/50 Pages) CIRRUS

49 / 50 page

CS42406

REVISION HISTORY

Revision

Date

Changes

PP1

August 2003

Initial Release

PP2

March 2004

Added Revision History Table.

Changed “Gain Error” from ±5% to ±10% in the ADC Analog Characteristics.

Removed “Inter Channel” and “Intra Channel Phase Deviation” specification on

page 11 and page 16.

Removed ADC & DAC FILT+ “Output Impedance” and “Current Source Sink” spec-

ification on page 19.

Changed maximum VOL from 13% to 15% on page 20.

Changed MCLK min/max duty cycle from 40/60% to 45/55% on page 23.

Added Figure 37 on page 34.

PP3

August 2004

Added lead free part numbers.

PP4

December 2004

Corrected typographical errors.

PP5

December 2004

Removed automotive part CS42406-DQZ ordering availability and performance

specifications.

Added Note 3 to 4 on page 8 limiting VA, VD and VL operation.

Modified table “Switching Characteristics - ADC Serial Audio Port” on page 23 to

highlight 256x and 384x mode.

Added “ADC_LRCK Frequency”, “SCLK Duty Cycle (Slave Mode)” and setup &

hold timing specifications in “Switching Characteristics - ADC Serial Audio Port” on

page 23.

Removed ADC_SCLK high/low timing and the “ADC_SCLK falling to SDOUT valid”

specifications from “Switching Characteristics - ADC Serial Audio Port” on page 23.

Modified Figures 24 to 27 on page 25 to reflect timing specifications.

Corrected Typical Connection Diagram, Figure 33 on page 29.

Added ADC_SCLK/ADC_LRCK ratio parameters in Table 1 to 2 on page 30.

Changed recommended anti-aliasing capacitor value from 2700 pF to 2200 pF in

Figure 36 “CS42406 Recommended Analog Input Buffer” on page 34.

Table 10. Revision History

CS42406 数据表(PDF) 49 Page - Cirrus Logic

CS42406 数据表(HTML) 49 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载