数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42406 数据表(PDF) 31 Page - Cirrus Logic

部件名 CS42406
功能描述  24-BIT, 192kHz 2-IN 6-OUT AUDIO CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42406 数据表(HTML) 31 Page - Cirrus Logic

Back Button CS42406 Datasheet HTML 27Page - Cirrus Logic CS42406 Datasheet HTML 28Page - Cirrus Logic CS42406 Datasheet HTML 29Page - Cirrus Logic CS42406 Datasheet HTML 30Page - Cirrus Logic CS42406 Datasheet HTML 31Page - Cirrus Logic CS42406 Datasheet HTML 32Page - Cirrus Logic CS42406 Datasheet HTML 33Page - Cirrus Logic CS42406 Datasheet HTML 34Page - Cirrus Logic CS42406 Datasheet HTML 35Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 31 / 50 page
background image
CS42406
31
4.1.2b
Control Port Mode
The DAC’s operate in one of three operational modes determined by the FM bits (see section 6.1.4) in
Control Port mode. Sample rates outside the specified range for each mode are not supported.
4.2
ADC Serial Port Operation as Either a Clock Master or Slave
The CS42406 ADC serial port supports operation as either a clock master or slave. As a clock master, the
ADC_LRCK and ADC_SCLK pins are outputs with the left/right and serial clocks synchronously generated on-chip.
As a clock slave, the ADC_LRCK and ADC_SCLK pins are inputs and require the left/right and serial clocks to be
externally generated. The selection of clock master or slave is made via the ADC_Mx pins as shown in Table 5.
4.2.1
Operation as a Clock Master
As a clock master, ADC_LRCK and ADC_SCLK operate as outputs. The left/right and serial clocks are internally
derived from the master clock with the left/right clock equal to Fs and the serial clock equal to 64x Fs, as shown in
Figure 34.
DAC_M1 DAC_M0
Input Sample Rate (Fs)
MODE
0
0
4 kHz - 50 kHz
Single-Speed Mode (without De-emphasis)
0
1
32 kHz - 48 kHz
Single-Speed Mode (with De-emphasis)
1
0
50 kHz - 100 kHz
Double-Speed Mode
1
1
100 kHz - 200 kHz
Quad-Speed Mode
Table 3. CS42406 Stand Alone DAC Operational Modes
FM1
FM0
Input Sample Rate (Fs)
MODE
0
0
4 kHz - 50 kHz
Single-Speed Mode
0
1
50 kHz - 100 kHz
Double-Speed Mode
1
0
100 kHz - 200 kHz
Quad-Speed Mode
1
1
Reserved
Reserved
Table 4. CS42406 Control Port DAC Operational Modes
ADC_M1
ADC_M0
MODE
0
0
Clock Master, Single-Speed Mode
0
1
Clock Master, Double-Speed Mode
1
0
Clock Master, Quad-Speed Mode
1
1
Clock Slave, All Speed Modes
Table 5. CS42406 ADC Serial Port Mode Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com