数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS42406 数据表(PDF) 32 Page - Cirrus Logic

部件名 CS42406
功能描述  24-BIT, 192kHz 2-IN 6-OUT AUDIO CODEC
PDF  50 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS42406 数据表(HTML) 32 Page - Cirrus Logic

Back Button CS42406 Datasheet HTML 28Page - Cirrus Logic CS42406 Datasheet HTML 29Page - Cirrus Logic CS42406 Datasheet HTML 30Page - Cirrus Logic CS42406 Datasheet HTML 31Page - Cirrus Logic CS42406 Datasheet HTML 32Page - Cirrus Logic CS42406 Datasheet HTML 33Page - Cirrus Logic CS42406 Datasheet HTML 34Page - Cirrus Logic CS42406 Datasheet HTML 35Page - Cirrus Logic CS42406 Datasheet HTML 36Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 50 page
background image
CS42406
32
DS614PP5
4.2.2
Operation as a Clock Slave
ADC_LRCK and ADC_SCLK operate as inputs in clock slave mode. It is recommended that the left/right clock be
synchronously derived from the master clock and must be equal to Fs. It is also recommended that the serial clock
be synchronously derived from the master clock and be equal to 64x Fs to maximize system performance. Please
refer to Table 1 and Table 2 for supported SCLK ratios.
A unique feature of the CS42406 ADC serial port is the automatic selection of either Single, Double or Quad-Speed
Mode when operating as a clock slave. The auto-mode selection feature supports all standard audio sample rates
from 2 to 200 kHz. However, there are ranges of non-standard audio sample rates that are not supported when op-
erating with a fast MCLK (512x/768x, 256x/384x, 128x/192x for Single, Double, and Quad-Speed Modes, respec-
tively). Please refer to Table 1 and Table 2 for supported sample rate ranges.
4.3
Digital Interface Format
4.3.1
DAC Serial Port
The CS42406 DAC serial port will accept audio samples in 1 of 4 digital interface formats in Stand Alone
Mode (as illustrated in Table 6), and 1 of 6 formats in Control Port mode (as illustrated in Table 7 on page
41).
÷ 128
÷ 256
÷ 64
ADC_M0
ADC_M1
ADC_LRCK
Output
(Equal to Fs
out)
Single
Speed
Quad
Speed
Double
Speed
00
01
10
÷ 2
÷ 4
÷ 1
ADC_SCLK
Output
Single
Speed
Quad
Speed
Double
Speed
00
01
10
÷ 1.5
÷ 1
0
1
MCLK
Auto-Select
÷ 2
÷ 3
0
1
Auto-Select
0
1
ADC_384x/256x
Figure 34. ADC Serial Port, Master Mode Clocking



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com