| 数据搜索系统,热门电子元器件搜索 |
|
STSPIN32F0ATR 数据表(PDF) 26 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STSPIN32F0ATR 数据表(HTML) 26 Page - STMicroelectronics |
|
26 / 41 page ![]() Device description STSPIN32F0A 26/41 DocID030766 Rev 2.0 Figure 11: “Standby to normal” operation timing (CREG = 1 µF) Equation 1 ��������������������������������=��������������������������������∙��������������������������������12 ��������������������������������12,������������������������ 6.5 Gate drivers The STSPIN32F0A device integrates a triple half-bridge gate driver able to drive N-channel power MOSFETs or IGBTs. The high-side section is supplied by a bootstrapped voltage technique with an integrated bootstrap diode. All the input lines (refer to Figure 2: "Analog IC block diagram") are connected to a pull- down resistor (60 kΩ typical value) to guarantee the low logic level during the device start-up. The high- and low-side outputs of same half-bridge cannot be simultaneously driven high thanks to an integrated interlocking function. All the input lines of the analog IC have an internal pull-down to guarantee the low logic level during the device start-up and when the MCU lines are not present. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |