STSPIN32F0ATR datasheet(27/41 Pages) STMICROELECTRONICS

27 / 41 page

STSPIN32F0A

Device description

DocID030766 Rev 2.0

27/41

6.6

Microcontroller unit

The integrated MCU is the STM32F031C6 with following main characteristics:

•

Core: ARM® 32-bit Cortex™-M0 CPU, frequency up to 48 MHz

•

Memories: 4kB of SRAM, 32 kB of Flash memory

•

CRC calculation unit

•

Up to 16 fast I/Os

•

Advanced-control timer dedicated for PWM generation

•

Up to 5 general purpose timers

•

12-bit ADC (up to 9 channels)

•

Communication interfaces: I2C, USART, SPI

•

Serial wire debug (SWD)

•

Extended temperature range: -40 to 125 °C

For more details refer to the STM32F031C6 datasheet on www.st.com

6.6.1

Memories and boot mode

The device has the following features:

•

4 Kbytes of the embedded SRAM accessed (read/write) at CPU clock speed with 0

wait states and featuring embedded parity checking with an exception generation for

fail-critical applications.

•

The non-volatile memory is divided into two arrays:

−

32 Kbytes of the embedded Flash memory for programs and data

−

Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or

readout-protect the whole memory with the following options:

•

Level 0: no readout protection

•

Level 1: memory readout protection, the Flash memory cannot be read from or written

to if either debug features are connected or the boot in the RAM is selected

•

Level 2: chip readout protection, debug features (Cortex-M0 serial wire) and the boot

in the RAM selection disabled.

At startup the BOOT0 pin and the boot selector option bit are used to select one of the

three boot options:

•

Boot from user Flash memory

•

Boot from system memory

•

Boot from embedded SRAM

The boot loader is located in the system memory. It is used to reprogram the Flash memory

by using USART on pins PA14/PA15.

The main Flash memory is aliased in the boot memory space (0x00000000), but still

accessible from its original memory space (0x08000000). In other words, the Flash

memory contents can be accessed starting from the address 0x00000000 or 0x08000000.

6.6.2

Power management

The VDD pin is the power supply for the I/Os and the internal regulator.

The VDDA pin is the power supply for the ADC, reset blocks, RCs and PLL. The VDDA

voltage can be generated through the internal DC/DC buck converter, otherwise it is

possible to provide externally the supply voltage directly on the VDDA pin.

STSPIN32F0ATR 数据表(PDF) 27 Page - STMicroelectronics

STSPIN32F0ATR 数据表(HTML) 27 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

数据表下载