| 数据搜索系统,热门电子元器件搜索 |
|
MCP3564-E/ST 数据表(PDF) 48 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3564-E/ST 数据表(HTML) 48 Page - Microchip Technology |
|
48 / 108 page ![]() MCP3561/2/4 DS20006181C-page 48 2019-2021 Microchip Technology Inc. FIGURE 5-10: ADC Start-up Timer Timing Diagram. 5.11 Master Clock Selection/Internal Oscillator The device includes three possible clock modes for the master clock generation. The Master Clock (MCLK) is used by the ADC to perform conversions and is also used by the digital portion to generate the different digital timers. The clock mode selection is made through the CLK_SEL[1:0] bits located in the CONFIG0 register. The possible selections are described in Table 5-12. The master clock is not propagated in the chip when the chip enters the Full Shutdown mode (see Section 5.9 “Low-Power Shutdown Modes”). Any change to the CLK_SEL bits creates a Reset and restart for the cur- rently running conversions and a restart of the ADC setup timer. Each Reset and restart resets all internal phases to their default values and can lead to a possible temporary duty cycle change at the clock output pin. TABLE 5-12: CLOCK SELECTION BITS 5.11.1 EXTERNAL MASTER CLOCK MODE (CLK_SEL[1:0] = 0x) The External Clock mode is used to input the MCLK clock necessary for the ADC conversions and can accept duty cycles with a large range since the clock is redivided internally to generate the different internal phases. The external clock can be provided on the MCLK pin for the MCP3561/2/4 devices. 5.11.2 INTERNAL OSCILLATOR The device includes an internal RC-type oscillator powered by the digital power supply (DVDD/DGND). The frequency of this internal oscillator ranges from 3.3 MHz to 6.6 MHz. The oscillator is not trimmed in production, therefore, the precision of the center frequency is approximately ±30% from chip to chip. The duty cycle of the internal oscillator is centered around 50% and varies very slightly from chip to chip. The internal oscillator has no Reset feature and keeps running once selected. ADC Start-up Timer Decimal Code ADC_MODE DMCLK 0x 1x 256 Continuous Clocking 1x 0 0x Switching Between ADC_MODE = 10 and 11 has no Effect on the Timer Timer Reset ADC Ready to Convert SPI Write ADC_M ODE = 1x 1X Write AD C_M ODE = 0x Wri te ADC _M ODE = 1x Write ADC_M ODE = 1x Timer Reset Timer Countdown CLK_SEL[1:0] Clock Mode MCLK Pin 00 or 01 External clock MCLK digital input 10 Internal RC Oscillator, no clock output High-Z 11 Internal RC Oscillator with clock output AMCLK digital output |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |