 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
MCP3564-E/ST 数据表(PDF) 6 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MCP3564-E/ST 数据表(HTML) 6 Page - Microchip Technology |
|
|
6 / 108 page  MCP3561/2/4 DS20006181C-page 6 2019-2021 Microchip Technology Inc. ELECTRICAL CHARACTERISTICS Electrical Specifications: Unless otherwise indicated, all parameters apply at AVDD = 2.7V to 3.6V, DVDD = 1.8V to AVDD +0.1V, MCLK = 4.9152 MHz, VREF =AVDD, ADC_MODE[1:0] = 11. All other register map bits to their default conditions, TA = -40°C to +125°C, VIN = -0.5 dBFS at 50 Hz. Parameters Sym. Min. Typ. Max. Units Conditions Supply Requirements Analog Operating Voltage AVDD 2.7 — 3.6 V Digital Operating Voltage DVDD 1.8 — AVDD +0.1 V DVDD ≤ 3.6V Analog Operating Current AIDD — 0.56 0.81 mA BOOST[1:0] = 00, 0.5x — 0.69 0.96 mA BOOST[1:0] = 01, 0.66x — 0.93 1.3 mA BOOST[1:0] = 10, 1x — 1.65 2.2 mA BOOST[1:0] = 11, 2x Digital Operating Current DIDD — 0.25 0.37 mA Note 8 Analog Partial Shutdown Current AIDDS_PS —— 22 µA Digital Partial Shutdown Current DIDDS_PS — — 158 µA Analog Full Shutdown Current AIDDS_FS — — 0.83 µA CONFIG0 = 0x00, TA = +105°C, MCLK input in Idle mode (Note 2) Analog Full Shutdown Current AIDDS_FS — — 1.1 µA CONFIG0 = 0x00, TA = +125°C, MCLK input in Idle mode Digital Full Shutdown Current DIDDS_FS — — 2.4 µA CONFIG0 = 0x00, TA = +105°C, MCLK input in Idle mode (Note 2) Digital Full Shutdown Current DIDDS_FS — — 5 µA CONFIG0 = 0x00, TA = +125°C, MCLK input in Idle mode Power-on Reset (POR) Threshold Voltage VPOR_A — 1.75 — V For analog circuits VPOR_D — 1.2 — V For digital circuits POR Hysteresis VPOR_HYS — 150 — mV POR Reset Time tPOR —1 — µs Note 1: This parameter is ensured by design and not 100% tested. 2: This parameter is ensured by characterization and not 100% tested. 3: REFIN- must be connected to ground for single-ended measurements. 4: Full-Scale Range (FSR) = 2 x VREF/GAIN. 5: This input impedance is due to the internal input sampling capacitor and frequency. This impedance is measured between the two input pins of the channel selected with the input multiplexer. 6: Applies to all analog gains. Offset and gain errors depend on analog gain settings. See Section 2.0 “Typical Performance Curves”. 7: INL is the difference between the endpoints line and the measured code at the center of the quantization band. 8: DIDD is measured while no transfer is present on the SPI bus. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
