数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

MCP3564-E/ST 数据表(PDF) 68 Page - Microchip Technology

部件名 MCP3564-E/ST
功能描述  Two/Four/Eight-Channel, 153.6 ksps, Low-Noise 24-Bit Delta-Sigma ADCs
PDF  108 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

MCP3564-E/ST 数据表(HTML) 68 Page - Microchip Technology

Back Button MCP3564-E/ST Datasheet HTML 64Page - Microchip Technology MCP3564-E/ST Datasheet HTML 65Page - Microchip Technology MCP3564-E/ST Datasheet HTML 66Page - Microchip Technology MCP3564-E/ST Datasheet HTML 67Page - Microchip Technology MCP3564-E/ST Datasheet HTML 68Page - Microchip Technology MCP3564-E/ST Datasheet HTML 69Page - Microchip Technology MCP3564-E/ST Datasheet HTML 70Page - Microchip Technology MCP3564-E/ST Datasheet HTML 71Page - Microchip Technology MCP3564-E/ST Datasheet HTML 72Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 108 page
background image
MCP3561/2/4
DS20006181C-page 68
 2019-2021 Microchip Technology Inc.
If the COMMAND byte defines a static read of the
ADCDATA register (address: 0x0), the ADC data will be
present on SDO and will be updated continuously at
each read. In this case, when a data ready interrupt
occurs within a read, the data are not corrupted and will
be updated to a new value after the old value has been
completely read. The ADC register contains a double
buffer that prevents data from being corrupted while
reading them. The part is able to stream output data
continuously with no additional command if the
communication is not stopped with a CS rising edge.
Figure 6-9 represents the continuous streaming of
incoming ADCDATA through the SPI port with both SPI
Modes 0,0 and 1,1.
FIGURE 6-9:
Continuous ADC Read (Data Streaming) with SPI Modes 0,0 and 1,1.
SPI Mode 0,0; ADC Data Format: 32-Bit
Don’t care
SCK
SDI
SDO
CS
DATA0< 31 >
Hi-Z
Device latches SDI on rising edge
Device latches SDO on falling edge
Don’t care
Don’t care
Hi-Z
Device latches SDI on rising edge
Device latches SDO on falling edge
R/W
Don’t care
SCK
SDI
SDO
CS
Don’t care
SCK
SDI
SDO
CS
IRQ
DATA1 <31>
DATA0< 31>
The falling edge after Read Start
clears the DR interrupt on IRQ pin
SDO changes synchronously with the IRQ
falling edge (DR interrupt flag)
only when MSB is present on SDO
DR Interrupt
(DATA1 is ready)
The falling edge after Read Start
clears the DR interrupt on IRQ pin
DATA0< 0>
SPI Mode 1,1; ADC Data Format: 32-Bit
IRQ
Read Start
Read Start
Read Start
Read Start
DR Interrupt
(DATA1 is ready)
The falling edge after Read Start
clears the DR interrupt on IRQ pin
The falling edge after Read Start
clears the DR interrupt on IRQ pin



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com