AT25DF256 datasheet(32/43 Pages) DIALOG

32 / 43 page

AT25DF256

DS-25DF256–035D–2/2017

Notes: 1. Not 100% tested (value guaranteed by design and characterization).

2. Only applicable as a constraint for the Write Status Register command when BPL = 1.

13.5 AC Characteristics – All Other Parameters

Symbol

Parameter

1.65V to 3.6V

2.3V to 3.6V

Units

Min

Typ

Max

Min

Typ

Max

tCLKH

Clock High Time

tCLKL

Clock Low Time

tCLKR(1)

Clock Rise Time, Peak-to-Peak (Slew Rate)

0.1

V/ns

tCLKF

(1)

Clock Fall Time, Peak-to-Peak (Slew Rate)

0.1

V/ns

tCSH

Chip Select High Time

tCSLS

Chip Select Low Setup Time (relative to Clock)

tCSLH

Chip Select Low Hold Time (relative to Clock)

tCSHS

Chip Select High Setup Time (relative to Clock)

tCSHH

Chip Select High Hold Time (relative to Clock)

tDS

Data In Setup Time

tDH

Data In Hold Time

tDIS(1)

Output Disable Time

Output Valid Time

tOH

Output Hold Time

tHLS

HOLD Low Setup Time (relative to Clock)

tHLH

HOLD Low Hold Time (relative to Clock)

tHHS

HOLD High Setup Time (relative to Clock)

tHHH

HOLD High Hold Time (relative to Clock)

tHLQZ

(1)

HOLD Low to Output High-Z

tHHQX

(1)

HOLD High to Output Low-Z

tWPS(1)(2)

Write Protect Setup Time

tWPH

(1)(2)

Write Protect Hold Time

100

tEDPD

(1)

Chip Select High to Deep Power-Down

µs

tEUDPD.

Chip Select High to Ultra Deep Power-Down

µs

tSWRST

Software Reset Time

µs

tCSLU

Minimum Chip Select Low to Exit Ultra Deep

Power-Down

tXUDPD

Exit Ultra Deep Power-Down Time

µs

tRDPD(1)

Chip Select High to Standby Mode

µs

AT25DF256 数据表(PDF) 32 Page - Dialog Semiconductor

AT25DF256 数据表(HTML) 32 Page - Dialog Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

数据表下载