| 数据搜索系统,热门电子元器件搜索 |
|
ADP1048WARQZ-R7 数据表(PDF) 57 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADP1048WARQZ-R7 数据表(HTML) 57 Page - Analog Devices |
|
57 / 82 page ![]() Data Sheet ADP1048W EEPROM_PAGE_ERASE REGISTER Table 59. Register 0xD4—EEPROM_PAGE_ERASE Bits Bit Name R/W Description [7:0] Page erase W Perform a page erase on the selected EEPROM page. (Wait 35 ms after each page erase operation.) EEPROM must first be unlocked. Page 0 and Page 1 erase are allowed only in manufacturing test mode. EEPROM_PASSWORD REGISTER Table 60. Register 0xD5—EEPROM_PASSWORD Bits Bit Name R/W Description [7:0] EEPROM password W Write the password to this register to unlock EEPROM and/or to change the EEPROM password. TRIM_PASSWORD REGISTER Table 61. Register 0xD6—TRIM_PASSWORD Bits Bit Name R/W Description [7:0] Trim password W Write the password to this register to unlock the trim registers for write access. Write the trim password twice (default 0x00) to unlock the register; write any other value to exit. EEPROM_INFO COMMAND Code 0xF1, block readwrite. This command reads the manufacturer data from the EEPROM. CS_FAST_OCP_RESPONSE REGISTER This register instructs the device on actions to take due to a fast overcurrent protection condition. Table 62. Register 0xFE00—CS_FAST_OCP_RESPONSE Bits Bit Name R/W Description [7:6] Response R/W These bits determine the device response to a fast overcurrent protection condition. Bit 7 Bit 6 Response 0 0 Ignore (still terminate the PWM pulse). 0 1 Allow the number of switching cycles specified in Bits[5:4], then shut down and soft start (use the soft start delay time specified in Register 0x5C, Bits[2:0]). 1 0 Allow the number of switching cycles specified in Bits[5:4] (terminating the PWM pulse each time), then shut down and wait for the PSON signal to soft start. 1 1 Disable the PWM output after the number of switching cycles specified in Bits[5:4] and wait for the flag to be cleared. [5:4] N-time R/W These bits determine the number of switching cycles allowed before the device disables the PWM output after a fast overcurrent condition is detected. Bit 5 Bit 4 Number of Switching Cycles 0 0 1 0 1 2 1 0 4 1 1 8 [3:0] RSVD R Reserved. Rev. 0 | Page 57 of 82 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |