ADP1048WARQZ-R7 datasheet(16/82 Pages) AD

16 / 82 page

ADP1048W

Data Sheet

Figure 9 shows an example of the output voltage and the OVP

thresholds set. The rising and falling thresholds, FAST_OVP_

FAULT_RISE and FAST_OVP_FAULT_FALL, respectively, are

used for fast OVP protection. FAST_OVP_FAULT_RISE

corresponds to OVPUP, which is the trip point for overvoltage

protection (see Figure 10). FAST_OVP_FAULT_FALL corre-

sponds to OVPDOWN, which is the reset point for the fast OVP.

When the rising threshold is triggered, the programmed action

is applied and the threshold is switched to the programmed fall-

ing threshold (if the programmed falling threshold is different

from the rising threshold).

A blanking time is applied when the thresholds are switched to

avoid spurious signals (see the timing diagram in Figure 10). A

programmable debounce time is applied to the OVP signal as

well to avoid false triggering.

The rising and falling thresholds are programmable from 1 V

to 1.5 V (at the OVP pin) using Register 0xFE2F and

Open-Loop Protection

Open-loop protection detects differences between the OVP and

VFB pins. Identical resistor dividers are applied to these pins;

therefore, if a voltage difference is present, it means that one or

more resistors in the dividers have the wrong values or are not

connected. In this case, it is usually recommended that the user

shut down the system to prevent damage.

The open-loop protection detects a difference in voltage in

excess of ~100 mV, which equates to approximately 6.6% of

the full-scale range.

A debounce time of 10 μs is added to avoid false triggering. If

filtering capacitors are applied to the OVP and VFB pins, care

must be taken to make sure that the time constant difference

does not exceed 10 μs.

Figure 9. Output Voltage Levels

Figure 10. OVP Thresholds and Timing

Table 7. Programmable Options for Open-Loop Protection (OLP)

Parameter

Values or Options

Comments

Debounce Time

10 μs (fixed)

Minimum duration of pulse to be considered

Propagation Delay

200 ns (fixed)

Does not include debounce

Actions for OLP

Immediate shutdown and wait for PSON;

disable PWM until the flag is cleared;

shut down and soft start; ignore (do nothing)

ADC INPUT RANGE = 1.6V

VOUT_OV_FAULT_LIMIT = 450V (REG 0x40)

FAST OVP

PROGRAMMING

RANGE

1.6V

0.5V

1.0V

VOUT_COMMAND = 385V (REG 0x21)

VOUT_UV_FAULT_LIMIT = 200V (REG 0x44)

VOUT_OV_WARN_LIMIT = 420V (REG 0x42)

ADC

FULL

RANGE

FAST_OVP__FAULT_RISE = 435V (REG 0xFE2F)

FAST_OVP_FAULT_FALL = 400V (REG 0xFE30)

OVPUP

OVPDOWN

OUTPUT

VOLTAGE

OVP PIN

OVPFLAG

DEBOUNCE

TIME

10µs

Rev. 0 | Page 16 of 82

ADP1048WARQZ-R7 数据表(PDF) 16 Page - Analog Devices

ADP1048WARQZ-R7 数据表(HTML) 16 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载