AS3977 datasheet(6/47 Pages) AMSCO

6 / 47 page

www.austriamicrosystems.com/AS3977

Revision 3.6

6 - 47

AS3977

Data Sheet - P i n A s s i g n m e n t s

CLK

SDI clock

XTALIN

XTAL oscillator input, DC Level approximately 1 Volt, needs an

DC Blocker in case of external clock

XTALOUT

XTAL oscillator output, DC Level approximately 1 Volt

VREGDIG

Voltage regulator2 (VRegDig) output, requires a capacitor with

nominal 100 nF.

VDD

Positive Power Pin

Positive supply of digital part and voltage regulator2 (VRegDig)

DATAIO

Digital CMOS level input Pin, SDI data input / output

MCCLK

Micro controller clock output Digital output with variable driver

strength

VSS

GND Pin

Negative supply of digital part

Reserved

Must be connected to GND

VCCPA

Positive Power Pin

Positive supply of PA and voltage regulator

VREGRF

Voltage regulator output to feed the RF Amplifier. For optimum

performance a capacitor with nominal 1µF and 100 nF is

recommended.

GND

GND Power Pin

Negative supply of analogue part (exposed paddle)

Table 1. Pin Descriptions

Pin Name

Pin Number

Type

Description

CLK

VDD

XTALOUT

VDD

VREGD IG

DATAIO

MC CCLK

VREGR F

VC CPA

AS3977 数据表(PDF) 6 Page - ams AG

AS3977 数据表(HTML) 6 Page - ams AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

数据表下载