| 数据搜索系统,热门电子元器件搜索 |
|
STM32F373VC 数据表(PDF) 85 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F373VC 数据表(HTML) 85 Page - STMicroelectronics |
|
85 / 137 page ![]() DocID022691 Rev 7 85/137 STM32F373xx Electrical characteristics 114 Note: I/O pins are powered from VDD voltage except pins which can be used as SDADC inputs: - The PB2, PB10 and PE7 to PE15 I/O pins are powered from VDDSD12. - PB14 to PB15 and PD8 to PD15 I/O pins are powered from VDDSD3. All I/O pin ground is internally connected to VSS. VDD mentioned in the Table 52 represents power voltage for a given I/O pin (VDD or VDDSD12 or VDDSD3). All I/Os are CMOS and TTL compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in Figure 17 for standard I/Os, and in Figure 18 for 5 V tolerant I/Os. The following curves are design simulation results, not tested in production. Figure 17. TC and TTa I/O input characteristics - CMOS port |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |